Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372)
DOI: 10.1109/asic.1998.722905
|View full text |Cite
|
Sign up to set email alerts
|

Architectural level hierarchical power estimation of control units

Abstract: This paper presents a novel technique used to estimate the power dissipation of control units at the architectural level. Based on the instruction stream and output signals of the control units, this approaclh provides accurate power consumption data without any knowledge of their logic structures. It is a top-down hierarchical method which can handle random logic control units as well as ROlM and PLA based control units. The upper-level power estimation analyzes the instructions through their formats, and pro… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
6
0

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(6 citation statements)
references
References 10 publications
0
6
0
Order By: Relevance
“…The technique proposed in the work of Chen et al has considered the format of instructions to estimate energy consumption at processor's control unit. Moreover, it considered transition signal among coresident instructions to investigate inter‐instruction power consumption effects.…”
Section: Code Analysis–based Energy Estimation and Modelingmentioning
confidence: 99%
See 2 more Smart Citations
“…The technique proposed in the work of Chen et al has considered the format of instructions to estimate energy consumption at processor's control unit. Moreover, it considered transition signal among coresident instructions to investigate inter‐instruction power consumption effects.…”
Section: Code Analysis–based Energy Estimation and Modelingmentioning
confidence: 99%
“…A similar to the work of Chen et al but detailed simulation‐based approach has been discussed in the work of Chang et al to investigate per cycle energy consumption for ARM7 processor. The proposed simulator estimates architectural level energy based on the charge transfer within processor's circuit, and also, it is robust to noise.…”
Section: Code Analysis–based Energy Estimation and Modelingmentioning
confidence: 99%
See 1 more Smart Citation
“…For the functional units in the datapath, a set of reusable energy models have been developed. A novel efficient hierarchical method [Chen et al 1998b] to characterize the control unit's power consumption was adopted into the estimator. It is based on the instruction format transitions and output signal transitions instead of pure input or state transitions.…”
Section: Introductionmentioning
confidence: 99%
“…Several researchers have proposed RTL power models for controllers. A few approaches assume the availability of a gate-level implementation of the controller [1,2]. In this case, the power macro-model can be tuned directly on the implementation.…”
Section: Introductionmentioning
confidence: 99%