2014
DOI: 10.4028/www.scientific.net/amr.903.297
|View full text |Cite
|
Sign up to set email alerts
|

Analysis of Threshold Voltage Variance in 45nm N-Channel Device Using L<sub>27</sub> Orthogonal Array Method

Abstract: In this research, orthogonal array of L27 in Taguchi Method was used to optimize the process parameters (control factors) variation in 45nm n-channel device with considering the interaction effect. The signal-to-noise (S/N) ratio and analysis of variance (ANOVA) are employed to study the performance characteristics of the device. There are only five process parameters (control factors) were varied for 3 levels to performed 27 experiments. Whereas, the two noise factors were varied for 2 levels to get four read… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2016
2016
2020
2020

Publication Types

Select...
2
2
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(1 citation statement)
references
References 9 publications
0
1
0
Order By: Relevance
“…The enhancement of design processes in the Polysilicon/Silicon Dioxide (PolySi/SiO2)-based DG-FinFET can be furthered in terms of its robustness through the variations of statistical method that have been implemented in numerous Nano engineering designs [12][13][14][15][16][17][18]. The process parameters have been optimized through the application of Taguchi method by Salehuddin et al and Afifah et al The aforementioned authors have highlighted the optimization of both VTH and IOFF for a 45 nm besides lowering the IOFF whilst nominalized the VTH for a 22 nm design [19][20][21][22][23]. In this study, simulation based fabrication is carried as this allows the experiment to be done repetitively with respect to the feasibility of cost for which is exponentially less in comparison to conducting the actual experiment other than the fact that the simulation based experimentations allows problem identifications to take its place prior to the actual experiment to take its place.…”
Section: Introductionmentioning
confidence: 99%
“…The enhancement of design processes in the Polysilicon/Silicon Dioxide (PolySi/SiO2)-based DG-FinFET can be furthered in terms of its robustness through the variations of statistical method that have been implemented in numerous Nano engineering designs [12][13][14][15][16][17][18]. The process parameters have been optimized through the application of Taguchi method by Salehuddin et al and Afifah et al The aforementioned authors have highlighted the optimization of both VTH and IOFF for a 45 nm besides lowering the IOFF whilst nominalized the VTH for a 22 nm design [19][20][21][22][23]. In this study, simulation based fabrication is carried as this allows the experiment to be done repetitively with respect to the feasibility of cost for which is exponentially less in comparison to conducting the actual experiment other than the fact that the simulation based experimentations allows problem identifications to take its place prior to the actual experiment to take its place.…”
Section: Introductionmentioning
confidence: 99%