2002
DOI: 10.1109/16.974746
|View full text |Cite
|
Sign up to set email alerts
|

Analysis of gate-lag phenomena in recessed-gate and buried-gate GaAs MESFETs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2003
2003
2015
2015

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 13 publications
(2 citation statements)
references
References 18 publications
0
2
0
Order By: Relevance
“…Basic equations are Poisson's equation, continuity equations for electrons and holes, which include carrier loss rates via the deep levels and a carrier generation rate by impact ionization, and rate equations for the deep levels. 10,[20][21][22][23][24] The carrier generation rate is expressed as…”
Section: Physical Modelmentioning
confidence: 99%
“…Basic equations are Poisson's equation, continuity equations for electrons and holes, which include carrier loss rates via the deep levels and a carrier generation rate by impact ionization, and rate equations for the deep levels. 10,[20][21][22][23][24] The carrier generation rate is expressed as…”
Section: Physical Modelmentioning
confidence: 99%
“…In principle, the doped concentration of LDD is less than that of the source/drain (S/D) implants by, at least, 1 order. In the submicron or nano-scale process, the shallow-junction and silicide processes (11) have been adopted to prevent a short channel effect (SCE) (9) and high channel or source/drain (S/D) resistance (10). However, the size of the LDD profile decreased as did its resistance compared that with the inversion channel resistance.…”
Section: Hot Carrier Effectmentioning
confidence: 99%