2010 International Conference on Reconfigurable Computing and FPGAs 2010
DOI: 10.1109/reconfig.2010.63
|View full text |Cite
|
Sign up to set email alerts
|

Analysis and Enhancement of Ring Oscillators Based Physical Unclonable Functions in FPGAs

Abstract: International audienceThe paper analyzes and proposes some enhancements of Ring Oscillator based Physical Unclonable Functions (PUFs) that are used to extract a unique signature of an integrated circuit in order to be used for device authentication purposes and/or key generation. We analyze in more details the concept developed by Suh et al. in 2007. Contrary to what authors claim, we show that the designer of the Ring Oscillator PUFs implemented in FPGAs needs precise control of placement and routing in order… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
2
1

Year Published

2012
2012
2017
2017

Publication Types

Select...
3
2
1

Relationship

1
5

Authors

Journals

citations
Cited by 9 publications
(3 citation statements)
references
References 10 publications
0
2
1
Order By: Relevance
“…In comparison to our previous results in [15], intrachip variations were underestimated because the mean was computed on a 256-bit response ignoring dependency between bits. According to our method, we identify 31 bits of information in the response.…”
Section: Observation Of the Puf In Variouscontrasting
confidence: 82%
See 1 more Smart Citation
“…In comparison to our previous results in [15], intrachip variations were underestimated because the mean was computed on a 256-bit response ignoring dependency between bits. According to our method, we identify 31 bits of information in the response.…”
Section: Observation Of the Puf In Variouscontrasting
confidence: 82%
“…Thus the intrachip variation must be computed on these bits. This explains why the ratio intrachip variation in [15] intrachip variation in this paper ≈ 256 31 .…”
Section: Observation Of the Puf In Variousmentioning
confidence: 59%
“…Proposed entropy sources include variations in transistor threshold voltages [2], in propagation delays in inverter chains and ROs [1,[3][4][5][6][7][8][9][10][11], in power up patterns in static random-access memories (SRAMs) [12], in leakage current [13], in metal resistance [14], in non-volatile memory memory [15] and many others. The hardware-embedded delay PUF (HELP) that we investigate in this paper leverages path stability characteristics and within-die delay variations in core logic macros.…”
Section: Introductionmentioning
confidence: 99%