2005
DOI: 10.1109/jssc.2004.840951
|View full text |Cite
|
Sign up to set email alerts
|

An ultra-wideband CMOS low noise amplifier for 3-5-GHz UWB system

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
18
0

Year Published

2005
2005
2022
2022

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 363 publications
(18 citation statements)
references
References 5 publications
0
18
0
Order By: Relevance
“…The CMOS multiplexer shown in Figure 2 consists of eight channels, where each consists of a low-noise preamplifier (LNA), a frequency mixer, and a band-pass filter (BPF). The MR signals are amplified and then shifted to eight different frequency bands centered at 10,15,20,25,30,35,40, and 45 MHz, respectively, and each is then individually band-pass filtered. After this stage, the filtered MR signals are added using a high-speed operational amplifier, to be transmitted on the same coaxial cable.…”
Section: Eight-channel Frequency Multiplexermentioning
confidence: 99%
See 2 more Smart Citations
“…The CMOS multiplexer shown in Figure 2 consists of eight channels, where each consists of a low-noise preamplifier (LNA), a frequency mixer, and a band-pass filter (BPF). The MR signals are amplified and then shifted to eight different frequency bands centered at 10,15,20,25,30,35,40, and 45 MHz, respectively, and each is then individually band-pass filtered. After this stage, the filtered MR signals are added using a high-speed operational amplifier, to be transmitted on the same coaxial cable.…”
Section: Eight-channel Frequency Multiplexermentioning
confidence: 99%
“…Various topologies are used to realize LNAs in CMOS technology. Some topologies use resistive feedback, such as those reported in [14][15][16], while other topologies use an inductive source degeneration common-source (CS) LNA with an inductor-capacitor (LC)-BPF connected to the gate in order to achieve wideband matching [15,17]. The disadvantage of the former topologies is their considerable power consumption, while the disadvantage of the latter topologies is the use of a large number of bulky inductors.…”
Section: Circuit Designmentioning
confidence: 99%
See 1 more Smart Citation
“…As a result, the real part value degradation is not as severe compared to (2). As a disadvantage, the parasitic capacitors C p1 and C p2 are not typically modelled in design kit and therefore careful capacitance extraction from the layout is required.…”
Section: First Lnas (Lna1)mentioning
confidence: 99%
“…Another commonly used technique is the use of feedback amplifiers [5][6][7][8][9][10]. This solution offers a good return loss, but, due to the feedback, it is difficult to achieve a low noise figure with a reasonable power consumption.…”
Section: Introductionmentioning
confidence: 99%