An QoS Aware Mapping of Cores Onto NoC Architectures

Abstract

Abstract. Network-on-chip (NoC) is being proposed as a scalable and reusable communication platform for future SoC applications. The NoC, somewhat, resembles the parallel computer network. However, the NoC design highly requires the certain satisfaction of latency, power consumption, and area constraints. The latency of the network relates much to throughput and power consumption. Moreover, the IPs and the network are heterogeneous. Hence, a certain mapping of IPs onto a certain architecture produces a certain value of network latency as well as power consumption. The change of mapping scheme leads to a significant change of the values of these constraints. The fact that if we want to maximize the system's throughput, the network latency also increases and if we minimize the network latency, the trade off is that the throughput will decrease. In this paper, we present an mapping scheme that does compromise between throughput maximization and latency minimization. This sub-optimal mapping is found using the spanning tree searching algorithm. The experiment architecture using here is Mesh based topology. We use NS2 to simulate and calculate the system throughput and system power consumption is calculated using Orion model.

A Heterogeneous System-Level Power Macro-Modeling for Network-on-Chip Router

“…In this section, system level power estimation is performed using our power model to evaluate the relation between power consumption and different core mappings. H.264 decoder [17] is used to perform core mapping, which is composed of 8 cores suite for 3×3 network. We implemented three different core mapping strategies named linear, random and optimal for 3×3 mesh network.…”