2011 IEEE 17th International on-Line Testing Symposium 2011
DOI: 10.1109/iolts.2011.5993836
|View full text |Cite
|
Sign up to set email alerts
|

An FPGA-based framework for run-time injection and analysis of soft errors in microprocessors

Abstract: Abstract-State-of-the-art cyber-physical systems are increasingly deployed in harsh environments with non-negligible soft error rates, such as aviation or search-and-rescue missions. State-of-the-art nanoscale manufacturing technologies are more vulnerable to soft errors. In this paper, we present an FPGAbased framework for injecting soft errors into user-specified memory elements of an entire microprocessor (MIPS32) running application software. While the framework is applicable to arbitrary software, we demo… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2013
2013
2015
2015

Publication Types

Select...
3
1

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 31 publications
(34 reference statements)
0
1
0
Order By: Relevance
“…Our fault injection framework is an extension of [15]. The novel contribution comprises the identification of the critical software variables.…”
Section: System Descriptionmentioning
confidence: 99%
“…Our fault injection framework is an extension of [15]. The novel contribution comprises the identification of the critical software variables.…”
Section: System Descriptionmentioning
confidence: 99%