2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC) 2022
DOI: 10.1109/asp-dac52403.2022.9712509
|View full text |Cite
|
Sign up to set email alerts
|

An Energy-Efficient Bit-Split-and-Combination Systolic Accelerator for NAS-Based Multi-Precision Convolution Neural Networks

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(1 citation statement)
references
References 15 publications
0
1
0
Order By: Relevance
“…The broadcast architecture is an extension of the systolic array, and it is also an optimization of it. Its advantage is that it can improve the output security rate, reduce operations, and improve the processing speed of data results [11].…”
Section: Introductionmentioning
confidence: 99%
“…The broadcast architecture is an extension of the systolic array, and it is also an optimization of it. Its advantage is that it can improve the output security rate, reduce operations, and improve the processing speed of data results [11].…”
Section: Introductionmentioning
confidence: 99%