2013 IEEE Conference on Computer Vision and Pattern Recognition Workshops 2013
DOI: 10.1109/cvprw.2013.90
|View full text |Cite
|
Sign up to set email alerts
|

An Embedded Vision Services Framework for Heterogeneous Accelerators

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
6
0

Year Published

2014
2014
2020
2020

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 20 publications
(8 citation statements)
references
References 9 publications
0
6
0
Order By: Relevance
“…Required compute resources at edge compute node. Recent trends in vision are moving toward smart cameras, thereby enabling face recognition, motion detection, and other vision tools to be implemented to an increasing extent in hardware [10,20,28]. Consequently, simple embedded platforms with 500 MHz-1 GHz CPU are sufficient to implement the vision analytic functions at ECNs.…”
Section: Discussionmentioning
confidence: 99%
See 1 more Smart Citation
“…Required compute resources at edge compute node. Recent trends in vision are moving toward smart cameras, thereby enabling face recognition, motion detection, and other vision tools to be implemented to an increasing extent in hardware [10,20,28]. Consequently, simple embedded platforms with 500 MHz-1 GHz CPU are sufficient to implement the vision analytic functions at ECNs.…”
Section: Discussionmentioning
confidence: 99%
“…Gatework routers or NUC) with 500 MHz-1 GHz CPU have enough processing power to run image analysis functions for ECNs. Recent trends in vision are moving toward smart cameras, thereby enabling face recognition, motion detection, and other image analysis tools to be implemented to an increasing extent in hardware [10].…”
Section: Hardwarementioning
confidence: 99%
“…They were able to classify 320⇥240 images in 20 ms on the large FPGA which is 60⇥ faster than the mobile SoC. An embedded implementation of vision processing tasks on the Zynq platform is presented in [4], where multiple pre-compiled Acadia Vision IP cores are mapped to the FPGA fabric and interface with the ARMv7 host via VDMA blocks. For certain vision tasks like contrast normalization, image stabilization and moving target indication, they report processing rates of 15fps for 640⇥480 resolutions on the ZC702 and ZC706 boards .…”
Section: A Related Workmentioning
confidence: 99%
“…Only color filtering and morphological operations ran on the soft cores with the rest running on the ARMv7 CPU. Our MXP implementation targets a far more complex vision task than the ones reported in [4], [10] on the Zedboard while running at 5fps for 640⇥480 images. An alternative to Vivado HLS OpenCV library is presented in [8], where few OpenCV functions such as Gaussian Filter and Sobel Filter are implemented as optimizable nested loops.…”
Section: A Related Workmentioning
confidence: 99%
“…In this paper, two videos are captured by CCD and LWIR cameras and fused by implementing DT-CWT fusion algorithms in Xilinx Virtex-II environment. Gudis et al [11] built an embedded vision service framework on ZYNQ SoC with a "plug-andplay" capability to allow the service-based software to take advantage of the hardware acceleration blocks available and perform the remainder of the processing in software. These designs share some similarities with our system but focus on the fusion quality more than the performance and energy efficiency.…”
Section: Related Workmentioning
confidence: 99%