2009
DOI: 10.3390/s100100001
|View full text |Cite
|
Sign up to set email alerts
|

An Efficient Pipeline Wavefront Phase Recovery for the CAFADIS Camera for Extremely Large Telescopes

Abstract: In this paper we show a fast, specialized hardware implementation of the wavefront phase recovery algorithm using the CAFADIS camera. The CAFADIS camera is a new plenoptic sensor patented by the Universidad de La Laguna (Canary Islands, Spain): international patent PCT/ES2007/000046 (WIPO publication number WO/2007/082975). It can simultaneously measure the wavefront phase and the distance to the light source in a real-time process. The pipeline algorithm is implemented using Field Programmable Gate Arrays (FP… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
9
0

Year Published

2010
2010
2021
2021

Publication Types

Select...
5
1

Relationship

3
3

Authors

Journals

citations
Cited by 8 publications
(9 citation statements)
references
References 13 publications
0
9
0
Order By: Relevance
“…The algorithm can be accelerated using parallel processing power of FPGAs instead of other classical technology platforms [15,16]. In our implementation the improvements are due to the fact that:

Arithmetic computations are performed in pipeline and as parallel as possible.

The algorithm is implemented fully in parallel for each color component.

We have used a hardware divider that performs the division operation for the normalization task in a single clock cycle.

…”
Section: Algorithm To Hardwarementioning
confidence: 99%
See 1 more Smart Citation
“…The algorithm can be accelerated using parallel processing power of FPGAs instead of other classical technology platforms [15,16]. In our implementation the improvements are due to the fact that:

Arithmetic computations are performed in pipeline and as parallel as possible.

The algorithm is implemented fully in parallel for each color component.

We have used a hardware divider that performs the division operation for the normalization task in a single clock cycle.

…”
Section: Algorithm To Hardwarementioning
confidence: 99%
“…The algorithm can be accelerated using parallel processing power of FPGAs instead of other classical technology platforms [ 15 , 16 ]. In our implementation the improvements are due to the fact that: Arithmetic computations are performed in pipeline and as parallel as possible.…”
Section: Algorithm To Hardwarementioning
confidence: 99%
“…These data are obtained alternately (even and odd pixels) in line with the inherent addressing of the algorithm to minimize resources and execution time. The distance data can be flipped using a double dual-port memory system at the output of the minimum plane module preserving the pipeline [ 18 , 19 ].…”
Section: Algorithm To Hardwarementioning
confidence: 99%
“…They have the properties of a higher adherence string of the salinized ISFET gate's surface [21]. In order to expand ion-selective membranes, numerous polymers such as polysiloxanes, polyurethanes, and different methacrylate-derived polymers have been reported to be good candidates [22,23]. These new polymers show promising results regarding consistency and longer stability compared to PVC membranes [24].…”
Section: Introductionmentioning
confidence: 99%