2010
DOI: 10.1016/j.image.2010.04.005
|View full text |Cite
|
Sign up to set email alerts
|

An efficient FPGA-based dynamic partial reconfiguration design flow and environment for image and signal processing IP cores

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
8
0

Year Published

2011
2011
2022
2022

Publication Types

Select...
6
2
1

Relationship

0
9

Authors

Journals

citations
Cited by 28 publications
(8 citation statements)
references
References 25 publications
0
8
0
Order By: Relevance
“…performance has also been examined. By implementing DPR technique in this research study, better area utilisation and minimum power consumption can be achieved as well as better maximum frequency [50], [107], [143].…”
Section: Summary 131mentioning
confidence: 95%
“…performance has also been examined. By implementing DPR technique in this research study, better area utilisation and minimum power consumption can be achieved as well as better maximum frequency [50], [107], [143].…”
Section: Summary 131mentioning
confidence: 95%
“…The DPR feature available in the latest FPGAs, provides an extended re-programmability to the designer to dynamically alter the design modules in the Partially Reconfigurable Region (PRR) of the FPGA keeping the static region unchanged. The DPR allows the alteration of dynamically reconfigurable region (DRR) of FPGA by loading the bit files of Partially Reconfigurable Modules(PRM) keeping the other regions of FPGA fully functional [5,7,8]. Thus, DPR allows power optimization in such devices by dynamically configuring only the modules performing the intended applications while keeping other power hungry modules turned off.…”
Section: Dynamic Partial Reconfiguration Of Fpga and Dpr Flowmentioning
confidence: 99%
“…The fundamental actions of the algorithms used in medical image processing applications involve matrix operations, mostly matrix transforms include Fast Fourier Transform (FFT), Discrete Wavelet Transform (DWT), some recently developed transforms such as finite Radon, curvelet and ridgelet transform [6][7]. Therefore, there is a real need for high-performance systems, whilst keeping architectures flexible to allow for quick upgradeability with real-time applications [2].…”
Section: Introductionmentioning
confidence: 99%
“…The capability to develop a programmable circuit architecture with the flexibility of computational, memory, speed and power requirement, FPGAs seem an ideal candidate to be proposed as a hardware technology for prototype a simple, moderate and complex applications [2], [10]. Indeed, other advantages offered by FPGAs are massive parallelism capabilities, multimillion gate counts and special low-power packages [6,11].…”
Section: Introductionmentioning
confidence: 99%