2016 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS) 2016
DOI: 10.1109/ispacs.2016.7824708
|View full text |Cite
|
Sign up to set email alerts
|

An architecture design of SAD based template matching for fast queue counter in FPGA

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2016
2016
2019
2019

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
references
References 5 publications
0
0
0
Order By: Relevance