2013
DOI: 10.1038/am.2013.11
|View full text |Cite
|
Sign up to set email alerts
|

An ‘aqueous route’ for the fabrication of low-temperature-processable oxide flexible transparent thin-film transistors on plastic substrates

Abstract: Metal-oxide semiconductors have attracted considerable attention as next-generation circuitry for displays and energy devices because of their unique transparency and high performance. We propose a simple, novel and inexpensive 'aqueous route' for the fabrication of oxide thin-film transistors (TFTs) at low annealing temperatures (that is, o200 1C). These results provide substantial progress toward solution-processed metal-oxide TFTs through naturally formed, unique indium complex and post annealing. The fabri… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4

Citation Types

2
76
1

Year Published

2015
2015
2023
2023

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 214 publications
(80 citation statements)
references
References 29 publications
2
76
1
Order By: Relevance
“…Due to their high T G % 360 C, PI substrates with thickness ranging from %3 to 50lm are widely used. 83,145,191,193,[197][198][199][220][221][222][223] Polyarylate (PAR) foils have also been employed, 192,200,224,225 given their good temperature stability (T G % 330 C), combined with a colorless transparency in the visible range. If the semiconductor deposition is performed at lower temperatures ( 150 C), also PES foils (T G around 200 C) can be utilized.…”
Section: Methodsmentioning
confidence: 99%
See 3 more Smart Citations
“…Due to their high T G % 360 C, PI substrates with thickness ranging from %3 to 50lm are widely used. 83,145,191,193,[197][198][199][220][221][222][223] Polyarylate (PAR) foils have also been employed, 192,200,224,225 given their good temperature stability (T G % 330 C), combined with a colorless transparency in the visible range. If the semiconductor deposition is performed at lower temperatures ( 150 C), also PES foils (T G around 200 C) can be utilized.…”
Section: Methodsmentioning
confidence: 99%
“…If the semiconductor deposition is performed at lower temperatures ( 150 C), also PES foils (T G around 200 C) can be utilized. 226 In an attempt to reduce the substrate cost, especially when cost-effective high throughput fabrication processes are targeted, less expensive (but also less thermally resistance) polymer substrates like PEN 190,[195][196][197]227,228 and PET 76,194,229,230 have been employed. Additionally, the use of paper substrates for flexible solution-processed ZnO TFTs has been investigated.…”
Section: Methodsmentioning
confidence: 99%
See 2 more Smart Citations
“…31,32 Although it has been proven difficult to achieve high electron mobilities using these materials when processed at temperatures <200 C, various methods have been developed to overcome this limitation, including combustion synthesis, photonic annealing and chemical doping. 8,[33][34][35][36] In this work, we exploited the recently proposed In 2 O 3 /ZnO heterojunction channel architecture to improve the TFT's electron mobility, while maintaining the processing temperature below 200 C. 7 The main advantage of using such bilayer channels is demonstrated in Figure 2(a), where the transfer characteristics of TFTs based on single layers of ZnO and In 2 O 3 , compared with the transfer characteristics of an In 2 O 3 /ZnO bilayer, are plotted on the same graph. In 2 O 3 / ZnO TFTs exhibit consistently higher channel current (I D ) than In 2 O 3 and ZnO TFTs, indicative of higher electron mobility (l).…”
mentioning
confidence: 99%