2018
DOI: 10.1145/3232538
|View full text |Cite
|
Sign up to set email alerts
|

An Approximation Algorithm for Threshold Voltage Optimization

Abstract: We present a primal-dual approximation algorithm for minimizing the leakage power of an integrated circuit by assigning gate threshold voltages. While most existing techniques do not provide a performance guarantee, we prove an upper bound on the power consumption. The algorithm is practical and works with an industrial sign-off timer. It can be used for post-routing power reduction or for optimizing leakage power throughout the design flow. We demonstrate the practical performance on recen… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
7
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
2
1
1

Relationship

2
2

Authors

Journals

citations
Cited by 4 publications
(7 citation statements)
references
References 12 publications
0
7
0
Order By: Relevance
“…, Theorem 18 then implies that the Unique Games Conjecture is false or P = NP. 5 It remains to prove Theorem 18, which will be the subject of the next section.…”
Section: Reducing Vertex Deletion To Constant Depthmentioning
confidence: 99%
See 3 more Smart Citations
“…, Theorem 18 then implies that the Unique Games Conjecture is false or P = NP. 5 It remains to prove Theorem 18, which will be the subject of the next section.…”
Section: Reducing Vertex Deletion To Constant Depthmentioning
confidence: 99%
“…This shows that the integrality gap of LP (1) is at least d 2 . Since |P| ≤ d for all P ∈ B, the Bar-Yehuda-Even algorithm [3] can be used to find an integral solution to the time-cost tradeoff instance of cost at most d • LP, and can be implemented to run in polynomial time because for integral vectors x there is a linear-time separation oracle [5]. A d-approximation can also be obtained by rounding up all x v ≥ 1 d .…”
Section: Proposition 7 If the Vertex Cover Lp (1) Can Be Solved In Po...mentioning
confidence: 99%
See 2 more Smart Citations
“…The instances of the time-cost tradeoff problem that arise in the context of VLSI design usually have a constant upper bound d on the number of vertices on any path [5]. This is due to a given target frequency of the chip, which can only be achieved if the logic depth is bounded.…”
Section: Introductionmentioning
confidence: 99%