2013 Twenty-Eighth Annual IEEE Applied Power Electronics Conference and Exposition (APEC) 2013
DOI: 10.1109/apec.2013.6520259
|View full text |Cite
|
Sign up to set email alerts
|

An analytical model for evaluating the influence of device parasitics on Cdv/dt induced false turn-on in SiC MOSFETs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
17
0

Year Published

2015
2015
2020
2020

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 42 publications
(17 citation statements)
references
References 9 publications
0
17
0
Order By: Relevance
“…This large di/dt interacts with any parasitic inductances in the MOSFET bridge components and circuit layout to generate a large dv/dt. By eliminating the large reverse recovery current spike of the lower (synchronous) MOSFET, a softer, more controlled switch node voltage turn-on is allowed [14].…”
Section: Pinch-off Mosfet Design Considerationsmentioning
confidence: 99%
“…This large di/dt interacts with any parasitic inductances in the MOSFET bridge components and circuit layout to generate a large dv/dt. By eliminating the large reverse recovery current spike of the lower (synchronous) MOSFET, a softer, more controlled switch node voltage turn-on is allowed [14].…”
Section: Pinch-off Mosfet Design Considerationsmentioning
confidence: 99%
“…Furthermore, it is noted that SiC MOSFET gate drive must be bipolar in order to achieve optimum performance [7][8][9][10]15], with careful design to prevent over-or under-voltage on the gate [15] and to reduce parasitic-induced oscillations [9]. Destruction as a result of unwanted device turn-on is of far greater risk in SiC MOSFETs compared with Si MOSFETs [15,16], while gate oxide reliability has been a challenge to SiC [17,18] with some improvement in gate oxide tolerance to temperature more recently [7].…”
Section: Introductionmentioning
confidence: 99%
“…The high-speed switching of SiC MOSFET leads to a sideeffect of increasing electromagnetic interface (EMI). Hence, the early studies in SiC MOSFET gate driver mainly focused on these EMI effects [13][14][15][16][17][18][19], for example, the Cdv/dt induced false turn-on in half-bridge configuration [13,14] or presenting certain design consideration and evaluation [15][16][17][18]. However, there were only few studies on the gate driver design of SiC MOSFET in comparison with Si IGBT [19].…”
Section: Introductionmentioning
confidence: 99%