2016
DOI: 10.1109/jssc.2016.2550498
|View full text |Cite
|
Sign up to set email alerts
|

An 18 V Input 10 MHz Buck Converter With 125 ps Mixed-Signal Dead Time Control

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
4
0

Year Published

2017
2017
2023
2023

Publication Types

Select...
5
3
1

Relationship

0
9

Authors

Journals

citations
Cited by 51 publications
(7 citation statements)
references
References 14 publications
0
4
0
Order By: Relevance
“…There are various non-isolated methods proposed in recent years to realise high conversion ratio such as the series-capacitor buck converter, multilevel buck converters and seven-switch flying capacitor multilevel buck converter, which are introduced in [14][15][16][17][18][19][20]. They are suitable for relative low voltage (e.g.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…There are various non-isolated methods proposed in recent years to realise high conversion ratio such as the series-capacitor buck converter, multilevel buck converters and seven-switch flying capacitor multilevel buck converter, which are introduced in [14][15][16][17][18][19][20]. They are suitable for relative low voltage (e.g.…”
Section: Resultsmentioning
confidence: 99%
“…Since high step‐down ratio converters include quite a wide range of input voltage, and may adopt various topologies, process and operation frequency, we choose several non‐isolated converters and engage a figure‐of‐merit (FOM) for step‐down ratio to give more uniform comparison, as shown in (12), which is reported in [23] and can offer trade‐off between f SW , V IN and V OUT FOM=fSWVINVOUTVIN Table 2 shows a comparison with prior arts [17–20]. It can be observed that new complex topologies have advantages to achieve high efficiency, especially with high switching frequency, because multiple power switches can reduce switching loss caused by high V IN .…”
Section: Resultsmentioning
confidence: 99%
“…4, according to its fixed source-terminal voltage at VOUT. The designed converter adopts a voltage-mode pulse-width modulation (PWM) strategy for its closed-loop load regulation control with variable clock dead-time generation [28,29] to attain ZVS operation in lighter loading conditions. The variable clock dead-time generator consists of two 3-bit digital multiplexers for fine-grained dead-time adjustment.…”
Section: Proposed Topologymentioning
confidence: 99%
“…To overcome these challenges, digital control technique with generated adaptive DT is proposed. However, a high circuit complexity is involved (Wittmann et al, 2016). A near-optimal DT control is reported (Lee et al, 2011), however the long delay in sensing loop limits its use to low f PW M applications.…”
Section: Gate Driver For Gan In Literaturementioning
confidence: 99%