Twenty-First Annual IEEE Applied Power Electronics Conference and Exposition, 2006. APEC '06.
DOI: 10.1109/apec.2006.1620618
|View full text |Cite
|
Sign up to set email alerts
|

All-Digital DPWM/DPFM Controller for Low-Power DC-DC Converters

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
21
0

Publication Types

Select...
5
2
1

Relationship

0
8

Authors

Journals

citations
Cited by 57 publications
(23 citation statements)
references
References 13 publications
0
21
0
Order By: Relevance
“…All these results were obtained using XST (Xilinx Synthesis Tool) and Xilinx ISE v8.1. These results are comparable or even higher than those of the other state-of-the-art DPWMs based on delay lines [6][7][8][9][10][11][12].…”
Section: B Experimental Resultsmentioning
confidence: 56%
See 1 more Smart Citation
“…All these results were obtained using XST (Xilinx Synthesis Tool) and Xilinx ISE v8.1. These results are comparable or even higher than those of the other state-of-the-art DPWMs based on delay lines [6][7][8][9][10][11][12].…”
Section: B Experimental Resultsmentioning
confidence: 56%
“…In order to increase DPWMs resolution, delay-lines can be used. Given the interest of obtaining high resolution DPWMs, a lot of different architectures have been proposed in the last years [6][7][8][9][10][11], and even a classification of them has appeared [12]. Although all these architectures differ from each other, almost all of them make use of delay-lines.…”
Section: Introductionmentioning
confidence: 99%
“…However, a smaller ∆t on can be obtained using a delay line (see Fig. 5) [5][6][7][8][9]. In that case, ∆t on is equal to the delay of a single delay element, which is usually implemented with two inverters.…”
Section: Delay-based and Hybrid Dpwmmentioning
confidence: 99%
“…The core of the High-frequency segmented ring DPWM shown in Figure 6g is the modification of Figure 6d, with no external clock [32]. The architecture presented in [79], also resembles the DPWM architecture based on a ring oscillator, with a difference in the size of the structure.…”
Section: Segmented Delay Line Based Dpwm Architecturesmentioning
confidence: 99%
“…Hence, developing DPWM architecture and techniques is an important part of the entire controller design. Today, DC-DC converters are operating at switching frequencies exceeding tens of MHz [32], resulting in a new set of challenges for research in the field of DPWMs.…”
Section: Introductionmentioning
confidence: 99%