2006
DOI: 10.1109/hldvt.2006.319970
|View full text |Cite
|
Sign up to set email alerts
|

Addressing Test Generation Challenges for Configurable Processor Verification

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2009
2009
2013
2013

Publication Types

Select...
2
1
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 6 publications
0
1
0
Order By: Relevance
“…The intelligence of this model-based [13] platform is reflected in its static checking of the analysis, sharing of unified analysis data from early modeling stages, and the auto-generation of code for the generator, checker, and reference model (RM), as well as its coverage. Sharing the unified analysis data allows the architecture performance in the functional verification and debugging stages to be explored.…”
Section: Introductionmentioning
confidence: 99%
“…The intelligence of this model-based [13] platform is reflected in its static checking of the analysis, sharing of unified analysis data from early modeling stages, and the auto-generation of code for the generator, checker, and reference model (RM), as well as its coverage. Sharing the unified analysis data allows the architecture performance in the functional verification and debugging stages to be explored.…”
Section: Introductionmentioning
confidence: 99%