2022
DOI: 10.1038/s41928-022-00869-w
|View full text |Cite
|
Sign up to set email alerts
|

Activity-difference training of deep neural networks using memristor crossbars

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
21
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 30 publications
(29 citation statements)
references
References 40 publications
0
21
0
Order By: Relevance
“…Recent techniques show overcoming memristor device nonidealities like faulty devices, device-to-device variability, random telegraph noise and line resistance by ensemble averaging, 370 and incorporating noise during online training for better performance of large-scale memristor based neural networks. 215,225,371 Current approaches to neuromorphic architectures focus primarily on a bottom-up approach to codesign, which does not effectively exploit the physics of the devices for computation. The challenge is that typically, low-level device engineers are left with the burden of demonstrating the usability of their device.…”
Section: Analog Circuit Designmentioning
confidence: 99%
See 1 more Smart Citation
“…Recent techniques show overcoming memristor device nonidealities like faulty devices, device-to-device variability, random telegraph noise and line resistance by ensemble averaging, 370 and incorporating noise during online training for better performance of large-scale memristor based neural networks. 215,225,371 Current approaches to neuromorphic architectures focus primarily on a bottom-up approach to codesign, which does not effectively exploit the physics of the devices for computation. The challenge is that typically, low-level device engineers are left with the burden of demonstrating the usability of their device.…”
Section: Analog Circuit Designmentioning
confidence: 99%
“…Appropriate algorithms are required to exploit the noise in memristor devices for robust computation. Recent techniques show overcoming memristor device nonidealities like faulty devices, device-to-device variability, random telegraph noise and line resistance by ensemble averaging, and incorporating noise during online training for better performance of large-scale memristor based neural networks. ,, …”
Section: Other Approaches Of Memristive Technologymentioning
confidence: 99%
“…Kumar's group reported on the preparation of a memristor array using tantalum oxide as a functional layer. 51 They used an effective method to constrain the memristor network and reduce the differences in the execution of calculations by the array, thereby significantly improving the number of bits used for computing and the energy efficiency of the device. In particular, the device can be used to effectively classify and organize Braille by using simulated neural networks.…”
Section: Memristor-based Chipsmentioning
confidence: 99%
“…(d) Schematic of a Hopfield network. (d) is reproduced with permission from ref . Copyright 2023, Nature Publishing Group.…”
Section: Memristor-based Chipsmentioning
confidence: 99%
“…This suggests the existence of biological principles accommodating that, which we need to understand and port to successfully implement neuromorphic hardware. The spiking TM and other brain-inspired self-organizing networks (Lazar et al 2009, Yi et al 2022 suggest a set of biological concepts that might be at the heart of brain processing capabilities. For instance, the highly sparse connectivity and activity of the spiking TM are observed in biological networks, and they are essential for increasing the capacity of the system and decreasing energy consumption.…”
Section: Relationship To Previous Modelsmentioning
confidence: 99%