IEEE International SOC Conference, 2004. Proceedings.
DOI: 10.1109/socc.2004.1362431
|View full text |Cite
|
Sign up to set email alerts
|

A weighted fair queuing finishing tag computation architecture and implementation

Abstract: This paper investigates a custornimd systems, work conserving schedulm will be examined. The ideal scheduling discipline is Generalised Processor Sharing (~ps). Packets are organised into separate logical queues with each nonempty queue visited in and an inffitesimally fair allocation of bandwidth and offers protection, but it cannot h'ansmit packets as entities. Round Robin is the simplest emulation of GPS and serves packets from each nonempty queue while WRR provides connection based bandwidth guarantees. Bo… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
3
0
1

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 7 publications
(4 citation statements)
references
References 11 publications
0
3
0
1
Order By: Relevance
“…McKillen [6] proposed an FPGA implementation of the WFQ scheduling algorithm, which utilizes a pipeline approach to calculate the finish tag for each incoming packet, even if they originate from the same queue. However, this computational approach introduces redundancy requirements on the maximum sorting capacity supported by the sorting circuit, as it transmits the tags of sequentially arriving packets from the same queue to the sorting circuit.…”
Section: Limitations Of Prior Artmentioning
confidence: 99%
See 2 more Smart Citations
“…McKillen [6] proposed an FPGA implementation of the WFQ scheduling algorithm, which utilizes a pipeline approach to calculate the finish tag for each incoming packet, even if they originate from the same queue. However, this computational approach introduces redundancy requirements on the maximum sorting capacity supported by the sorting circuit, as it transmits the tags of sequentially arriving packets from the same queue to the sorting circuit.…”
Section: Limitations Of Prior Artmentioning
confidence: 99%
“…Therefore, accurately computing v(t) in hardware requires obtaining precise values of C(t) at any given moment, which is challenging in FPGA due to the discrete nature of time and transmitted bits. The packet tag calculation method, proposed by McKillen [6], based on WFQ assumes that C(t) is constant, which can adversely affect the accuracy of v(t), S(p j i ), and F(p j i ) calculations when C(t) changes, thereby impacting scheduling fairness.…”
Section: S(pmentioning
confidence: 99%
See 1 more Smart Citation
“…Por otra parte se tienen los trabajos realizados en [39], [40], [41], [42] y [43] en los cuales se aplica a situaciones, el concepto de IWFQ.…”
Section: Idealized Wireless Fair Queueing (Iwfq)unclassified