2006 13th IEEE International Conference on Electronics, Circuits and Systems 2006
DOI: 10.1109/icecs.2006.379852
|View full text |Cite
|
Sign up to set email alerts
|

A Variable Duty Cycle with High-Resolution Synchronous Mirror Delay

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2013
2013
2013
2013

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 5 publications
0
1
0
Order By: Relevance
“…Although SMDs have advantages of short locking time and low-power characteristics within a wide compensation range, coarse deskewing resolution are inherent shortcoming of them [2], [3]. Reversely, DLLs have the high deskewing resolution, but long locking time and high power within a wide compensation range are immanent disadvantages of them [4], [5].…”
Section: Introductionmentioning
confidence: 99%
“…Although SMDs have advantages of short locking time and low-power characteristics within a wide compensation range, coarse deskewing resolution are inherent shortcoming of them [2], [3]. Reversely, DLLs have the high deskewing resolution, but long locking time and high power within a wide compensation range are immanent disadvantages of them [4], [5].…”
Section: Introductionmentioning
confidence: 99%