Proceedings EURO-DAC '96. European Design Automation Conference With EURO-VHDL '96 and Exhibition
DOI: 10.1109/eurdac.1996.558078
|View full text |Cite
|
Sign up to set email alerts
|

A top-down mixed-signal design methodology using a mixed-signal simulator and analog HDL

Abstract: We have applied a mixed-signal simulator an8dAHDL to the top-down design of industrial ICs. We report the destgn process from the system-level doum to gate/transistor-level modelin-g and simulation applied to a real circuit. We have verified the robustness and effectcueness of our approach which resulted in shorter design process cycles and higher rates of success.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Publication Types

Select...
3
2
1

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(3 citation statements)
references
References 2 publications
0
3
0
Order By: Relevance
“…Several works on top-down approach are seen in [13], [14], [15]. With the top-down approach, the designer can verify the behavioral characteristics of the system at a very early stage since modeling is done using different hardware description languages (HDLs) [16]. Thus it avoids wastage of design time and resources.…”
Section: Related Workmentioning
confidence: 99%
“…Several works on top-down approach are seen in [13], [14], [15]. With the top-down approach, the designer can verify the behavioral characteristics of the system at a very early stage since modeling is done using different hardware description languages (HDLs) [16]. Thus it avoids wastage of design time and resources.…”
Section: Related Workmentioning
confidence: 99%
“…As it can be seen in Fig. 1, top down methodologies [7] begin with a simulation of each block of the system in a conceptual way (behavioral level). In a Nuclear Imaging System, physical models are used for the detector phase and electronic models for the electronic stage.…”
Section: A Simulation Flowmentioning
confidence: 99%
“…They are certainly too slow for the hundreds of tests needed to cover all the operating modes. At the heart of this methodology is a technique called mixed-level simulation [8,13,16] to work around this issue. Mixed-level simulation is a means by which HDL or AHDL models can be run with transistor level models.…”
Section: Mixed-level Simulationmentioning
confidence: 99%