2018
DOI: 10.1109/tpel.2017.2774764
|View full text |Cite
|
Sign up to set email alerts
|

A Temperature-Dependent SPICE Model of SiC Power MOSFETs for Within and Out-of-SOA Simulations

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

1
55
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
8
1

Relationship

0
9

Authors

Journals

citations
Cited by 58 publications
(56 citation statements)
references
References 41 publications
1
55
0
Order By: Relevance
“…In power conversion systems, the ruggedness of switching devices is extremely important and critical to sustain unexpected situations, such as short circuit, voltage overshoot, surge current, etc. [1]- [3] The avalanche shock is one of the most serious issues of reliability, which is caused by the parasitic inductance of power circuits referred to as the avalanche failure [4]- [5].…”
Section: Introductionmentioning
confidence: 99%
“…In power conversion systems, the ruggedness of switching devices is extremely important and critical to sustain unexpected situations, such as short circuit, voltage overshoot, surge current, etc. [1]- [3] The avalanche shock is one of the most serious issues of reliability, which is caused by the parasitic inductance of power circuits referred to as the avalanche failure [4]- [5].…”
Section: Introductionmentioning
confidence: 99%
“…This contribution is relevant for modeling SiC MOSFETs because interface traps are more prevalent in the SiC/SiO2 interface than in Si/SiO2. Riccio et al extend the work originally published in [20] to include leakage over temperature, avalanche and shortcircuit behavior, and mobility degradation dictated by high electric fields [19].…”
Section: B Recent Semi-physics Modelsmentioning
confidence: 97%
“…For example, since behavioral models are usually defined and calibrated within the device safe operating area (SOA), they may produce inaccurate and misleading results during fault conditions such as avalanche, over-current, or gate stress. While additional behavior can be defined to capture fault conditions [19], each addition requires additional modeling effort to capture and also increases model complexity.…”
Section: Models Selected For Trade Studymentioning
confidence: 99%
“…Due to the competing temperature dependences of the channel resistance and bulk resistance inside the SiC MOSFET device [6], [7], the total drain-source on-state resistance increases first and then decreases along with the decrease of operating junction temperature. The current literatures focus mainly on the performance of SiC MOSFETs at high temperatures up to 200 • C or above [8]- [10], though very little has been reported with regard to the cryogenic operations of SiC MOSFETs at negative temperatures [11], [12]. Moreover, even in the most of cryogenic performance investigations of SiC MOSFETs at present, some pulsed currents having their lasting durations of tens to hundreds of microseconds are normally applied to test and evaluate the temperature-dependent and current-dependent R DS(on) behaviors.…”
Section: Introductionmentioning
confidence: 99%