A SystemC-Based Design Methodology for Digital Signal Processing Systems

Haubelt, Christian; Falk, Joachim; Keinert, Joachim; Schlichter, Tomás; Streubühr, Martin; Deyhle, Andreas; Hadert, Andreas; Teich, Jürgen

doi:10.1186/1687-3963-2007-047580

Cited by 39 publications

(23 citation statements)

References 17 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…PSM-based modeling of actors provides a common framework for integrated specification, analysis and implementation that deeply integrates mode-and parameter-based actor characterizations. Although we develop the PSM model in the context of CFDF in this paper, we envision that the ideas can be adapted to related dataflow modeling and programming techniques, such as, for example, SysteMoc [12] and CAL [9]. Exploring and applying such adaptations is a useful direction for future work.…”

Section: Related Workmentioning

confidence: 99%

See 1 more Smart Citation

Parameterized Sets of Dataflow Modes And Their Application to Implementation of Cognitive Radio Systems

Lin

Wang

Vosoughi

et al. 2014

J Sign Process Syst

View full text Add to dashboard Cite

Cognitive radio networks present challenges at many levels of design, including configuration, control, and cross-layer optimization. To meet requirements of bandwidth, flexibility and reconfigurability, systematic methods to model and analyze cognitive radio designs on signal processing platforms are desired. To help address these challenges, we present in this paper a novel dataflow modeling technique, called parameterized set of modes (PSM). PSMs allow efficient representation, manipulation and application of related groups of processing configurations for functional design components in signal processing systems. PSMs lead to more concise formulations of actor behavior, and a unified modeling methodology for applying a variety of techniques for efficient implementation. We develop the formal foundations of PSM-based modeling, and demonstrate its utility through two case studies involving the mapping of reconfigurable wireless communication functionality into efficient implementations.

show abstract

Section: Related Workmentioning

confidence: 99%

“…In [12], a design framework called SysteMoc is developed for applying dataflow structures, similar to those used in CFDF, involving guarded invocations and state transitions specified by finite state machines (FSMs). The work also includes design space exploration and code synthesis for FPGA platforms.…”

Section: Related Workmentioning

confidence: 99%

Parameterized Sets of Dataflow Modes And Their Application to Implementation of Cognitive Radio Systems

Lin

Wang

Vosoughi

et al. 2014

J Sign Process Syst

View full text Add to dashboard Cite

show abstract

“…This approach focuses mainly on core generation for reusability. Recently in [7], a System C-based design flow for digital signal processing systems was presented where a mixed specification of the system in System C and formal methods could be used to implement the system targeting FPGAs. Our approach differs from the previous efforts in that we develop methods to analyze the coarse-grain dataflow representation (which is dynamic) to systematically provide a hardware implementation that can dynamically optimize its processing structure in response to the particular image registration scenario in which it operates.…”

Section: Introductionmentioning

confidence: 99%

Model-based mapping of reconfigurable image registration on FPGA platforms

Sen

Hemaraj

Plishker

et al. 2008

J Real-Time Image Proc

View full text Add to dashboard Cite

Image registration is a computationally intensive application in the medical imaging domain that places stringent requirements on performance and memory management efficiency. This paper develops techniques for mapping rigid image registration applications onto configurable hardware under real-time performance constraints. Building on the framework of homogeneous parameterized dataflow, which provides an effective formal model of design and analysis of hardware and software for signal processing applications, we develop novel methods for representing and exploring the hardware design space when mapping image registration algorithms onto configurable hardware. Our techniques result in an efficient framework for trading off performance and configurable hardware resource usage based on the constraints of a given application. Based on trends that we have observed when applying these techniques, we also present a novel architecture that enables dynamically-reconfigurable image registration. This proposed architecture has the ability to tune its parallel processing structure adaptively based on relevant characteristics of the input images.

show abstract

“…Formal verification and a common synthesis of the different components require an integration that has gained a lot of interest in recent years [26,31,36,37,48,56,61,62,68]. Moreover, having a common description for the different components at hand, one can easily combine the components, e.g.…”

mentioning

confidence: 99%

Representation of synchronous, asynchronous, and polychronous components by clocked guarded actions

Brandt

Gemünde

Schneider

et al. 2012

Des Autom Embed Syst

View full text Add to dashboard Cite

For the design of embedded systems, many languages are in use, which are based on different models of computation such as event-, data-, and clock-driven paradigms as well as paradigms without a clear notion of time. Systems composed of such heterogeneous components are hard to analyze so that mainly co-simulation by coupling different simulators has been considered so-far. In this article, we propose clocked guarded actions as a unique intermediate representation that can be used as a common basis for simulation, analysis, and synthesis. We show how synchronous, (untimed) asynchronous, and polychronous languages can be translated to clocked guarded actions to demonstrate that our intermediate representation is powerful enough to capture rather different models of computation. Having a unique and composable intermediate representation of these components at hand allows one a simple composition of these components. Moreover, we show how clocked guarded actions can be used for verification by symbolic model checking and simulation by SystemC.

show abstract

A SystemC-Based Design Methodology for Digital Signal Processing Systems

Cited by 39 publications

References 17 publications

Parameterized Sets of Dataflow Modes And Their Application to Implementation of Cognitive Radio Systems

Parameterized Sets of Dataflow Modes And Their Application to Implementation of Cognitive Radio Systems

Model-based mapping of reconfigurable image registration on FPGA platforms

Representation of synchronous, asynchronous, and polychronous components by clocked guarded actions

Contact Info

Product

Resources

About