A Single Opamp Third-Order Low-Distortion Delta-Sigma Modulator with SAR Quantizer Embedded Passive Adder

Abstract

A third-order low-distortion delta-sigma modulator (DSM), whose third-order noise-shaping ability is achieved by just a single opamp, is proposed. Since only one amplifier is required in the whole circuit, the designed DSM is very power efficient. To realize the adder in front of quantizer without employing the huge-power opamp, a capacitive passive adder, which is the digital-to-analog converter (DAC) array of a successive-approximation-type quantizer, is used. In addition, the feedback path timing is extended from a nonoverlapping interval for the conventional low-distortion structure to half of the clock period, so that the strict operation timing issue with regard to quantization and the dynamic element matching (DEM) logic operation can be solved. In the proposed DSM structure, the features of the unity-gain signal transfer function (STF) and finite-impulse-response (FIR) noise transfer function (NTF) are still preserved, and thus advantages such as a relaxed opamp slew rate and reduced output swing are also maintained, as with the conventional low-distortion DSM. Moreover, the memory effect in the proposed DSM is analyzed when employing the opamp sharing for integrators. The proposed third-order DSM with a 4-bit SAR ADC as the quantizer is implemented in a 90-nm CMOS process. The post-layout simulations show a 79.8-dB signal-to-noise and distortion ratio (SNDR) in the 1.875-MHz signal bandwidth (OSR=16). The active area of the circuit is 0.35 mm 2 and total power consumption is 2.85 mW, resulting in a figure of merit (FOM) of 95 fJ/conversion-step.

Optimizing frequency synthesizer performance based on passive adder entrenched technique for 4G communication systems

“…We increase noise figure (14 rms mV) performance compared to [14]'s flying-adder structure by setting the worst case in the fractional section of the frequency control word. This technique also outperforms [26], [27]'s two-path PLL in 12.5 MHz bandwidth. A tone is created at a specific frequency to measure the spurious-free dynamic range (SFDR) of a signal generator.…”

A 2nd-Order ΔΣAD Modulator Using Dynamic Analog Components with Simplified Operation Phase

“…As mentioned above, the proposed SAR ADC realizes not only a 4-bit quantizer but also an analog adder with the capacitor array using a comparator, so that the power consumption of modulator can be reduce from the conventional feed-forward modulator using the active adder realized by amplifier. Furthermore, since SAR ADC is implemented by dynamic comparators and asynchronous successive approximation logic circuits [8], it can work at high speed.…”

Delta-sigma ADC modulator for multibit data converters using passive adder entrenched second order noise shaping

“…The noise coupling process suggested is carried out in the analog domain, and then it eliminates the limitations of the preceding methods of analog domain noise coupling. Furthermore, the use of the dynamic amplifier to realize the maximum power output of the amplifier in DAC [14], [15]. The temperature sensing center, amplifier, and ADC are all part of the thermal detector design.…”