2019
DOI: 10.1109/jssc.2018.2879923
|View full text |Cite
|
Sign up to set email alerts
|

A Single-Channel, 600-MS/s, 12-b, Ringamp-Based Pipelined ADC in 28-nm CMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
8
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
9
1

Relationship

0
10

Authors

Journals

citations
Cited by 45 publications
(13 citation statements)
references
References 27 publications
0
8
0
Order By: Relevance
“…Fig. 8(a) shows the top-level open-loop dynamic amplifier design adapted from [23]. It consists of two single-ended RAMP that forms a pseudo-differential configuration and eventually construct a closed loop integrator with additional feedback capacitor and a reset switch.…”
Section: B Signal Combinermentioning
confidence: 99%
“…Fig. 8(a) shows the top-level open-loop dynamic amplifier design adapted from [23]. It consists of two single-ended RAMP that forms a pseudo-differential configuration and eventually construct a closed loop integrator with additional feedback capacitor and a reset switch.…”
Section: B Signal Combinermentioning
confidence: 99%
“…where P LNA , P RF , P ADC , P SW and P PA are the low noise amplifier, RF chain, analog-to-digital-converter, phase shifter, switch and power amplifier power consumption, respectively. The baseband power consumption P BB = 10P ref [11], the sampling frequency f s equals to twice the bandwidth, n is the ADC quantization bits, the figure of merit FoM is technology dependent that takes 34.4 fJ/Conv.-step at n = 12 and f s = 600 MS/s [30], the power amplifier efficiency η reaches 40% at 28 GHz [31] and P t is the transmit power from the BS. The AD consumes negligible amount of power.…”
Section: Transceiver Circuitry Power Consumptionmentioning
confidence: 99%
“…Therein, P LNA refers to the power consumption of the low noise amplifier (LNA) and it is taken as the reference P ref in the hardware circuitry. Furthermore, the power consumption of the remaining hardware elements such as phase shifter (PS), power amplifier (PA), ADC, digital-to-analog converter (DAC), switch (SW), RF chain and baseband computation (BB) are defined by using the reference power consumption value P ref , f s is the sampling frequency that equals to twice the bandwidth, n refers to number of ADC/DAC bits, FoM is the figure of merit that depends on the technology and takes value of 34.4 fJ/Conv.-step at n = 12 and f s = 600-MS/s [30], η is the power amplifier efficiency that takes value 40% at 28 GHz [31] and P t is the transmit power. The power consumption of the AD is negligible.…”
Section: System and Channel Modelsmentioning
confidence: 99%