2014
DOI: 10.1016/j.mejo.2014.03.020
|View full text |Cite
|
Sign up to set email alerts
|

A SiGe LC-ladder low noise amplifier with base resistance match, gain and noise flatness for UWB applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2015
2015
2021
2021

Publication Types

Select...
5
1

Relationship

1
5

Authors

Journals

citations
Cited by 6 publications
(3 citation statements)
references
References 23 publications
0
3
0
Order By: Relevance
“…4(a). It is found that the SR560, whose bandwidth with a poor response at higher frequencies amplifier, produces 57.98 dB maximum voltage gains [9]. However, PAR113 amplifier produces 78.309 maximum voltage gains with narrow bandwidth, and Brookdeal 5003 is lower, whereas the proposed amplifier produces significantly enhanced maximum voltage gain of 80 dB with Fig.…”
Section: Experimental Characterizationmentioning
confidence: 88%
See 1 more Smart Citation
“…4(a). It is found that the SR560, whose bandwidth with a poor response at higher frequencies amplifier, produces 57.98 dB maximum voltage gains [9]. However, PAR113 amplifier produces 78.309 maximum voltage gains with narrow bandwidth, and Brookdeal 5003 is lower, whereas the proposed amplifier produces significantly enhanced maximum voltage gain of 80 dB with Fig.…”
Section: Experimental Characterizationmentioning
confidence: 88%
“…We can measure the output voltage at the output end with the variations of temperature. The offset voltage U os can be calculated by the output voltage using the formula (11), which is similar to (9) and (10).…”
Section: Experimental Characterizationmentioning
confidence: 99%
“…The reasons of doing so are as follows: (1) Though the transistor transconductance is almost irrelevant of bipolar transistor size, from our previous study, however, noise contributed from base resistance in SiGe bipolar transistor dominates in the range from 2 to 16 GHz, and size of bipolar transistor should be carefully optimized. 11 (2) More capacitance at input node B will drive S 11 line down from the origin of Smith chart at high frequency, the parasitic capacitance of interconnect line and L 1 will contribute to this tendency. In this study, C in2 is 300 fF.…”
Section: Circuit and Input Matchmentioning
confidence: 99%