The segmented channel routing problem is fundamental to the routing of row-based¯eld programmable gate arrays (FPGAs) and is proven to be nondeterministic polynomial time (NP) complete. In this paper, we capitalize on the compelling advancements in satis¯ability (SAT) solvers to propose a multilevel pseudo-Boolean SAT-based approach. We construct several levels of hierarchy amongst the nets and the routing problem of each level is formulated as a pseudo-Boolean optimization (PBO) problem. Moreover, an optimization technique of reducing the number of variables in PBO problems is described to improve the scalability of the proposed method. Similar to the SAT-based routing, the unroutability of a given circuit can be proved by the approach. Experimental results show that the proposed method compares very favorably with existing algorithms and achieves the best convergence rate. the speed, area and power consumption of circuits implemented in FPGAs. The antifuse FPGAs are usually based on the row-based architecture (or called the rowbased FPGAs) and associated segmented channel routing problem (SCRP) has been well studied. [2][3][4][5][6][7] In this paper, we capitalize on the compelling advancements in satis¯ability (SAT) solvers to tackle SCRP. Boolean SAT has been the subject of intensive research over the past decade. Recently advances of modern SAT solvers 8,9 and their extensions, such as pseudo-Boolean satis¯ability (PBS) solvers, 10-12 have made them attractive for solving problems in a variety of¯elds, like FPGA routing, 13-16 circuit activity estimation, 17 automatic test-pattern generation 18 and hardware veri¯cation. 19 A multilevel PBS-based approach is presented to solve SCRP. The proposed approach can not only¯nd an optimal routing solution, but also check the unroutability of a given circuit. Our approach constructs several levels of hierarchy amongst the nets and the routing problem of each level is then translated to a pseudo-Boolean optimization (PBO) problem, which is solved by a modern PBO solver. The approach will backtrack to previous level to pick up other feasible solution if no solution can be obtained at current level. In addition, an optimization technique is proposed to improve the scalability of our method.The remainder of the paper is organized as follows. Section 2 summarizes the related works. Section 3 presents background on the row-based FPGA and the PBS problem. The basic de¯nition of our routing model is given in Sec. 4. Section 5 presents our multilevel approach for SCRP. Experimental results are reported in Sec. 6 and conclusions are presented in Sec. 7.