2015
DOI: 10.15662/ijareeie.2015.0401042
|View full text |Cite
|
Sign up to set email alerts
|

A Review of System-On-Chip Bus Protocols

Abstract: This paper gives a brief description of various on-chip bus protocols such as the Advanced Microcontroller Bus Architecture (AMBA) Advanced High-Performance bus (AHB) and Advanced Extensible Interface (AXI), Wishbone Bus, Open Core Protocol (OCP) and CoreConnect Bus. It gives a brief introduction of high performance system-on-chip bus protocol termed as the master-slave bus (MSBUS). By taking into consideration the inevitable trade-off among area, throughput and energy efficiency, the control bus is developed … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2016
2016
2024
2024

Publication Types

Select...
4
2
1

Relationship

0
7

Authors

Journals

citations
Cited by 10 publications
(2 citation statements)
references
References 1 publication
0
2
0
Order By: Relevance
“…Figure 1 shows the block diagram of the designed embedded processor system with Ethernetlite IP core that acts as a media access controller (MAC) operating with interrupt active mode [6]. The designed system uses a processor local bus (PLB) interconnect module that acts as a system bus [22], multi-port memory controller (MPMC) [23] to control a 128 M byte dual data rate memory (DDR-SDRAM) read/ write operations, an interrupt controller (INTC) [15] to deal with the Ethernetlite IP core and timer interrupt signals and timers [17]. The system hardware also includes the necessary peripherals for proper operation.…”
Section: Microprocessor Systemmentioning
confidence: 99%
“…Figure 1 shows the block diagram of the designed embedded processor system with Ethernetlite IP core that acts as a media access controller (MAC) operating with interrupt active mode [6]. The designed system uses a processor local bus (PLB) interconnect module that acts as a system bus [22], multi-port memory controller (MPMC) [23] to control a 128 M byte dual data rate memory (DDR-SDRAM) read/ write operations, an interrupt controller (INTC) [15] to deal with the Ethernetlite IP core and timer interrupt signals and timers [17]. The system hardware also includes the necessary peripherals for proper operation.…”
Section: Microprocessor Systemmentioning
confidence: 99%
“…Apart from adoption, more importantly, the maintenance budgets should be planned properly. This is always a key challenge that should be clarified from the customer's and dealer's side [46]. (c) Functioning Hurdles: Many issues affect the function and authentication of voice biometric systems such as multiple voices during data collection, short utterness and bandwidth usage and availability of the used app.…”
Section: Key Issues and Challengesmentioning
confidence: 99%