DOI: 10.1109/isscc.1979.1155989
View full text

Abstract: New York, NY AN OPERATIONAL AMPLIFIER which uses an enhancement/ depletion NMOS technology has been designed for low power Consumption, low process sensitivity, large bandwidth and small area.The circuit, shown in Figure 1, features a self-biased input stage that eliminates the need for precise matching between the depletion loads M3A and M3B and the tail current source hl5. This is achieved in the following manner: h42A and M2B have one-half the width of M I A and ht1B and thus their combined current is e…

expand abstract