2016
DOI: 10.1145/2800789
|View full text |Cite
|
Sign up to set email alerts
|

A Parallel Sliding-Window Generator for High-Performance Digital-Signal Processing on FPGAs

Abstract: Sliding-window applications, an important class of the digital-signal processing domain, are highly amenable to pipeline parallelism on field-programmable gate arrays (FPGAs). Although memory bandwidth often restricts parallelism for many applications, sliding-window applications can leverage custom buffers, referred to as sliding-window generators, that provide massive input bandwidth that far exceeds the capabilities of external memory. Previous work has introduced a variety of sliding-window generators, but… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2017
2017
2019
2019

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(3 citation statements)
references
References 16 publications
(21 reference statements)
0
3
0
Order By: Relevance
“…Gebotys et al [22] proposed a sliding window phase-only correlation algorithm for synchronizing the electromagnetic radiation emitted by a complex smartphone that uses a chip cache to run its native code. Stitt et al [23] proposed a parallel sliding window coding algorithm, which can generate multiple parallel windows equal to the number of inputs provided in each cycle. Tan et al [24] proposes a hierarchical LMS prediction algorithm, which can significantly improve the convergence rate of the algorithm in the initial state of the algorithm, thus reducing the number of actual packet transmitted to the destination node.…”
Section: Related Workmentioning
confidence: 99%
“…Gebotys et al [22] proposed a sliding window phase-only correlation algorithm for synchronizing the electromagnetic radiation emitted by a complex smartphone that uses a chip cache to run its native code. Stitt et al [23] proposed a parallel sliding window coding algorithm, which can generate multiple parallel windows equal to the number of inputs provided in each cycle. Tan et al [24] proposes a hierarchical LMS prediction algorithm, which can significantly improve the convergence rate of the algorithm in the initial state of the algorithm, thus reducing the number of actual packet transmitted to the destination node.…”
Section: Related Workmentioning
confidence: 99%
“…If there are no inter-iteration dependencies and resource conflicts, the tools schedule the iterations of a loop to be continuously initiated at constant intervals [13]. Sliding window applications are a sub-domain of digital signal processing and highly amenable to loop pipelining on FPGAs [22]. Fowers et al [10] and Zohouri et al [25] perform extensive analyses of sliding window applications for different use cases by considering performance and energy consumption.…”
Section: Loop Pipeliningmentioning
confidence: 99%
“…The sliding window architecture produces an output of size (N×N), in other words, one value for each pixel in the input image [82]. For example, for an image of size 512×512 and a window of size 3×3, the first window to process is a square between (0,0) and (2,2).…”
Section: It Consists Of a Set Ofmentioning
confidence: 99%