A Parallel Memory System Model for Multi-core Processor

Liu, Mengxiao; Ji, Weixing; Pu, Xing; Li, Jiaxin

doi:10.1109/nas.2009.48

Cited by 3 publications

(2 citation statements)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Although flow-insensitive techniques are not very precise, some applications can afford that. Examples of program analyses whose techniques were extended to cover multithreaded programs are code motion [15], constant propagation [16], data flow for multithreaded programs with copy-in and copy-out memory semantics [17,18], and concurrent static single assignment form [19].…”

Section: Lemmamentioning

confidence: 99%

Dead code elimination based pointer analysis for multithreaded programs

El-Zawawy

2012

Journal of the Egyptian Mathematical Society

View full text Add to dashboard Cite

This paper presents a new approach for optimizing multitheaded programs with pointer constructs. The approach has applications in the area of certified code (proof-carrying code) where a justification or a proof for the correctness of each optimization is required. The optimization meant here is that of dead code elimination.Towards optimizing multithreaded programs the paper presents a new operational semantics for parallel constructs like join-fork constructs, parallel loops, and conditionally spawned threads. The paper also presents a novel type system for flow-sensitive pointer analysis of multithreaded programs. This type system is extended to obtain a new type system for live-variables analysis of multithreaded programs. The live-variables type system is extended to build the third novel type system, proposed in this paper, which carries the optimization of dead code elimination. The justification mentioned above takes the form of type derivation in our approach.

show abstract

Section: Lemmamentioning

confidence: 99%

Dead code elimination based pointer analysis for multithreaded programs

El-Zawawy

2012

Journal of the Egyptian Mathematical Society

View full text Add to dashboard Cite

show abstract

“…They also provide set of rules to keep the data in the cache of a processor consistent. Cache coherency protocols are widely classified into two categories, namely, a directory-based coherency protocol and broadcast-based coherency protocols [1]. Directory-based cache coherency protocol [2] is a coherence mechanism which contains a small directory that maintains coherence between caches.…”

Section: Introductionmentioning

confidence: 99%

Hybrid Cache Coherence Protocol for Multi-Core Processor Architecture

Muthukumar¹,

Dhinakaran.²

2013

IJCA

View full text Add to dashboard Cite

The advances in circuit technology with constraints in power dissipation and clocking have led to integrating more processing cores onto a single chip, making it as the dominant processor architecture. This design of multi-core architectures also referred to as Chip Multiprocessors (CMPs) are gaining popularity because they have the potential to drive the future performance gains without any problems of power dissipation and complexity. Nevertheless, in order to run several independent programs in different processing cores requires them to cooperate for a single computation. Thus the communication architecture is the primary focus of research in achieving the scalability of this architecture. Coherence protocols and interconnection networks have resolved some communication gaps, but memory communication through cache has been the focus of attention in CMP. This problem has been addressed with many hardware and software solutions like Directorybased, Snoopy-based, Snarfing, etc., but the performance of the system is still not up to the level of expectation. The proposed model is to develop a hybrid cache coherence protocol referred as MESCIF (Modified Exclusive Shared Clean Invalid Forward), which combines the advantages of both directorybased and broadcasting protocols. This can be achieved by introducing a small directory based cache (DB-CACHE) and cache-coherence bus (CC-BUS) into the existing CMP architecture which overcomes the problems of existing methods. The architecture is simulated using a modular discrete event driven computer system simulator platform called gem5 simulation tool.

show abstract