A novel soft-switched, high-frequency, high-efficiency, high-current 12 V voltage regulator-the phase-shift buck converter

Wei, Jia; Lee, F.C.

doi:10.1109/apec.2003.1179294

Cited by 25 publications

(14 citation statements)

References 5 publications

Supporting

Mentioning

Contrasting

Unclassified

Order By: Relevance

“…Therefore this paper explores the regulators of the server motherboard. Many research papers have been written on the improvement of the regulators transient response time, efficiency, output ripple or EMI reduction [10][11][12]. This design uses either an LDO regulator or a switching regulator at the input terminal (+3.3V) current consumption.…”

Section: An Analysis Of Both the Ldo Regulator And The Switching mentioning

confidence: 99%

Using a hybrid LDO regulator and a switching regulator circuit to reduce the power consumption in the light load operation of a server motherboard

Bai

Lin

2015

2015 IEEE 28th Canadian Conference on Electrical and Computer Engineering (CCECE)

View full text Add to dashboard Cite

In this paper we propose a hybrid LDO regulator and switching regulator circuit design that uses an LDO regulator instead of a switching regulator to operate in light load. By means of this method our design reduces the power consumption of a switching regulator in light load at the input terminal, and then reduces the power consumption of the server motherboard during the operation. This design includes a microcontroller Unit (MCU) which is able to initialize, detect, judge and control both regulator operations. In addition, the MCU controls both the LDO regulator and the switching regulator in order to transition between light load and heavy load.

show abstract

Section: An Analysis Of Both the Ldo Regulator And The Switching mentioning

confidence: 99%

Using a hybrid LDO regulator and a switching regulator circuit to reduce the power consumption in the light load operation of a server motherboard

Bai

Lin

2015

2015 IEEE 28th Canadian Conference on Electrical and Computer Engineering (CCECE)

View full text Add to dashboard Cite

show abstract

“…This NMOS transistor is rather large in order to ensure low R DSon and therefore the lowest power dissipation possible. The third die contains the low-side driver which replaces the fly-back diode employed in a conventional buck SMPS [3]. This transistor is exceptionally large in order to maximize the overall efficiency of the system.…”

Section: The Model Developmentmentioning

confidence: 99%

3D self-heating electro-thermal model of multi-die IC

Nagy

Stopjaková

Chvála

2014

2014 11th International Symposium on Electronics and Telecommunications (ISETC)

View full text Add to dashboard Cite

This paper addresses a development of self-heating electro-thermal model of a system-in-package (SiP) occupying several silicon dies within one IC package. Proposed model maintains very high accuracy of modeled parameters in the wide range of dynamic temperature fluctuations, which brings the thermal simulations of state-of-the-art ICs much closer to the real scenario. Presented work also introduces an alternative approach to simulating electro-thermal properties of selected SiP using pseudo-transient simulations which radically reduces required simulation time.

show abstract

“…However, it causes large current ripple in the modules which degrade the output voltage. In order to reduce the voltage ripple, interleaving operation shown in Fig.1 is necessary in the paralleled converter system by using ripple cancellation technique of output current [1]- [3]. It is known that the ripple is minimized when the phases between converter modules are equal to 2π/N [rad], where N is the number of converter modules.…”

Section: Introductionmentioning

confidence: 99%

Design guidelines for low-ripple paralleled converter system

Kohama

2009

2009 International Conference on Power Electronics and Drive Systems (PEDS)

View full text Add to dashboard Cite

Design guidelines for low-ripple paralleled converter system are proposed. Current and voltage ripples in output capacitor of paralleled converter system depend on duty ratio and number of converter modules. The ripples are estimated through a simplified circuit model which is available for any paralleled converter system. Optimum design example for paralleled system with low voltage-ripple is described to make proposed guidelines clear.

show abstract

A novel soft-switched, high-frequency, high-efficiency, high-current 12 V voltage regulator-the phase-shift buck converter

Cited by 25 publications

References 5 publications

Using a hybrid LDO regulator and a switching regulator circuit to reduce the power consumption in the light load operation of a server motherboard

Using a hybrid LDO regulator and a switching regulator circuit to reduce the power consumption in the light load operation of a server motherboard

3D self-heating electro-thermal model of multi-die IC

Design guidelines for low-ripple paralleled converter system

Contact Info

Product

Resources

About