Design guidelines for low-ripple paralleled converter system

Abstract

Design guidelines for low-ripple paralleled converter system are proposed. Current and voltage ripples in output capacitor of paralleled converter system depend on duty ratio and number of converter modules. The ripples are estimated through a simplified circuit model which is available for any paralleled converter system. Optimum design example for paralleled system with low voltage-ripple is described to make proposed guidelines clear.