A Novel Fast-Locking ADPLL Based on Bisection Method

Abstract

Based on the idea of bisection method, a new structure of All-Digital Phased-Locked Loop (ADPLL) with fast-locking is proposed. The structure and locking method are different from the traditional ADPLLs. The Control Circuit consists of frequency compare module, mode-adjust module and control module, which is responsible for adjusting the frequency control word of digital-controlled-oscillator (DCO) by Bisection method according to the result of the frequency compare between reference clock and restructure clock. With a high frequency cascade structure, the DCO achieves wide tuning range and high resolution. The proposed ADPLL was designed in SMIC 180 nm CMOS process. The measured results show a lock range of 640-to-1920 MHz with a 40 MHz reference frequency. The ADPLL core occupies 0.04 mm2, and the power consumption is 29.48 mW, with a 1.8 V supply. The longest locking time is 23 reference cycles, 575 ns, at 1.92 GHz. When the ADPLL operates at 1.28 GHz–1.6 GHz, the locking time is the shortest, only 9 reference cycles, 225 ns. Compared with the recent high-performance ADPLLs, our design shows advantages of small area, short locking time, and wide tuning range.

The Design of an Automatic Temperature Compensation System through Smart Heat Comparison/Judgment and Control for Stable Thermal Treatment in Hyperthermic Intraperitoneal Chemotherapy (HIPEC) Surgery

“…The reason for this is that T 1 and T 2 should be theoretically reached within 1 μs ( T r = 1 μs), but according to cases announced in 2021, their delay time was within 225 ns to 73 μs. Thus, the smaller the delay time, the better the module’s performance, allowing it to become superior [ 26 , 27 , 28 , 29 , 30 , 31 ]. In particular, the error for the delay time of the module was 1.8% compared to the delay time in [ 26 ], which could reach the 98.2% level for the accuracy, reliability, and reproducibility of the module [ 32 , 33 ].…”

Design of Digital Frequency Synthesizer for 5G SDR Systems

“…ADPLL has numerous advantages over its counterpart PLL model due to its ability of producing the various range of system clock and formulate the signal exclusively in SDR system. All digital PLL offers more flexibility [29] with reduced sensitivity to process variations. PLLs is generally used to produce the output signal whose frequency is dynamically changes using some programmable units in the range of multiple of an input frequency.…”

A Fast Digital Phase Frequency Detector with Preset Word Frequency Searching in ADPLL for a UHF RFID Reader

“…It is a fast-searching algorithm, where the frequency changing process depends on certain rules or conditions and is quite popular and used in many research works. Many binary scheme approaches have been reported, but the method in [31] is more attractive for the PW value calculation because of the successful lock-in time reduction of 80-90% in the design. The design searches the target frequency by using the bisection scheme in the PW calculation.…”

“…Our proposed FD is able to count and compare the frequency pulses of each signal directly. Our design improved the PFD block of the work of [31] where their ADPLL did not consider the frequency acquisition step.…”