2015 Symposium on VLSI Technology (VLSI Technology) 2015
DOI: 10.1109/vlsit.2015.7223718
|View full text |Cite
|
Sign up to set email alerts
|

A novel CBRAM integration using subtractive dry-etching process of Cu enabling high-performance memory scaling down to 10nm node

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

1
11
0

Year Published

2015
2015
2021
2021

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 11 publications
(12 citation statements)
references
References 2 publications
1
11
0
Order By: Relevance
“…Ref. also reports excellent reliability of these devices, in particular long Write endurance lifetime above 10 6 cycles using 1 μs‐long pulses, as well as good retention after baking at 150 °C for several days.…”
Section: Cbram Devicesmentioning
confidence: 80%
See 2 more Smart Citations
“…Ref. also reports excellent reliability of these devices, in particular long Write endurance lifetime above 10 6 cycles using 1 μs‐long pulses, as well as good retention after baking at 150 °C for several days.…”
Section: Cbram Devicesmentioning
confidence: 80%
“…We demonstrated excellent yield of the switching all over the wafer for the smallest 30 nm‐size devices, not only for 30 nm‐thick Cu (Cu30) but also for 5 nm‐thick Cu electrodes (Cu5) . Figure shows the device‐to‐device (D2D) combined with C2C distributions of the states obtained from DC operation.…”
Section: Cbram Devicesmentioning
confidence: 96%
See 1 more Smart Citation
“…As mentioned above, in order to satisfy the exponentially grown needs for big-data storage, the integration density of storage system is continuously enlarging while the size of storage cell is continuously scaling. Although a high-density 16 Gb RRAM with 27 nm Technology has been recently reported 30 , the further shrinking of 2D RRAM size, especially in sub-10 nm era, strongly relies on complex processes and advanced lithography technology, facing the cost and fabrication challenges 31 , which hinders RRAM as replacement of NAND flash memory for low-cost mass storage. Therefore, several 3D RRAM structures have been presented aiming to competing with 3D NAND technology in the future 32 33 34 .…”
mentioning
confidence: 99%
“…Conductive‐bridge random access memory (CBRAM) devices have shown considerable promise as next‐generation nonvolatile memory devices owing to their simple structure, scalability, and large memory window. [ 1–3 ] For a high‐density memory array, a selector device is required to resolve the sneak path current from nonselected cells, which is important for disturbance problems during read or write operations. [ 4 ] Hence, several types of selector devices, such as ovonic threshold switch devices, tunnel barrier selectors, insulator‐to‐metal transition devices, and programmable metallization cell‐type threshold switching devices, have been investigated owing to their promising electrical switching characteristics.…”
Section: Introductionmentioning
confidence: 99%