A Next-Generation Cryogenic Processor Architecture

Byun, Ilkwon; Min, Dongmoon; Lee, Gyu-Hyeon; Na, Seongmin; Kim, Jangwoo

doi:10.1109/mm.2021.3070133

Cited by 11 publications

(9 citation statements)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…As a result, architects can exploit the fast wires while improving the power efficiency. In this work, we choose 77K as our target temperature because the 77K computing can costeffectively utilize conventional CMOS technology (e.g., cheap liquid nitrogen (LN), moderate cooling-power cost) [15,16,27,37,43].…”

Section: Potential Of Cryogenic Computingmentioning

confidence: 99%

“…For example, Fig. 4 shows the 77K-cooled computer systems assumed in previous works [15,16,37,43]. As the cryogenic system fully immerses the entire server rack into liquid nitrogen (LN), it reliably maintains the low temperature with significantly high heat-transfer speed (e.g., 2.64 times higher than 300K cooling in [16]).…”

Section: Potential Of Cryogenic Computingmentioning

confidence: 99%

“…In addition, the cryogenic system also minimizes the one-time cost (i.e., LN cost) and overall cooling cost, as the cooling system recycles the LN with cryo-coolers (i.e., Stinger cooling systems [27]). Previous studies successfully showed the cost efficiency of the cryogenic computer systems where the 77K-optimized CPU [15,16], cache [43], and memory devices [37] are integrated. In this work, we also assume the above cryogenic computer system and maximize the server performance with the faster wires.…”

Section: Potential Of Cryogenic Computingmentioning

confidence: 99%

“…Architects should exactly identify the relationship between the wire speed-up and the target hardware performance at 77K. Recent studies on cryogenic computing benefit from the fast wires and improve the hardware units' performance [15,16,37,43]. However, their performance gains are much lower than the cryogenic wire's performance potential (e.g., only 15% higher CPU clock frequency in [16]).…”

Section: Research Goal and Challengesmentioning

confidence: 99%

See 3 more Smart Citations

CryoWire: wire-driven microarchitecture designs for cryogenic computing

Min

Chung

Byun

et al. 2022

Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems

Self Cite

View full text Add to dashboard Cite

Cryogenic computing, which runs a computer device at an extremely low temperature, is promising thanks to its significant reduction of wire resistance as well as leakage current. Recent studies on cryogenic computing have focused on various architectural units including the main memory, cache, and CPU core running at 77K. However, little research has been conducted to fully exploit the fast cryogenic wires, even though the slow wires are becoming more serious performance bottleneck in modern processors. In this paper, we propose a CPU microarchitecture which extensively exploits the fast wires at 77K. For this goal, we first introduce our validated cryogenic-performance models for the CPU pipeline and network on chip (NoC), whose performance can be significantly limited by the slow wires. Next, based on the analysis with the models, we architect CryoSP and CryoBus as our pipeline and NoC designs to fully exploit the fast wires. Our evaluation shows that our cryogenic computer equipped with both microarchitectures achieves 3.82 times higher system-level performance compared to the conventional computer system thanks to the 96% higher clock frequency of CryoSP and five times lower NoC latency of CryoBus. CCS CONCEPTS• Computer systems organization → Superscalar architectures; Pipeline computing; Multicore architectures.

show abstract

Section: Potential Of Cryogenic Computingmentioning

confidence: 99%

Section: Potential Of Cryogenic Computingmentioning

confidence: 99%

Section: Potential Of Cryogenic Computingmentioning

confidence: 99%

Section: Research Goal and Challengesmentioning

confidence: 99%

See 2 more Smart Citations

CryoWire: wire-driven microarchitecture designs for cryogenic computing

Min

Chung

Byun

et al. 2022

Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems

Self Cite

View full text Add to dashboard Cite

show abstract

“…MOS technology operating at cryogenic temperatures provides some benefits, such as steeper subthreshold slope, increased carrier mobility, and increased saturation velocity, leading to semiconductor-based circuits with faster operation, reduced leakage, and improved energy-efficiency [4,5]. As shown in Figure 1, MOS technologies operating at cryogenic temperatures are interesting for a wide spectrum of applications including high-performance computing [6,7], control systems for quantum processors [8,9], and aerospace applications [5,10,11]. The need for electronic devices capable of operating at cryogenic temperatures has always been a sought-after feature in deep space applications; however, high-performance computing and especially quantum computing are now increasing the demand for processors and memories that can operate at very low temperatures.…”

Section: Introductionmentioning

confidence: 99%

Embedded Memories for Cryogenic Applications

2021

View full text Add to dashboard Cite

The ever-growing interest in cryogenic applications has prompted the investigation for energy-efficient and high-density memory technologies that are able to operate efficiently at extremely low temperatures. This work analyzes three appealing embedded memory technologies under cooling—from room temperature (300 K) down to cryogenic levels (77 K). As the temperature goes down to 77 K, six-transistor static random-access memory (6T-SRAM) presents slight improvements for static noise margin (SNM) during hold and read operations, while suffering from lower (−16%) write SNM. Gain-cell embedded DRAM (GC-eDRAM) shows significant benefits under these conditions, with read voltage margins and data retention time improved by about 2× and 900×, respectively. Non-volatile spin-transfer torque magnetic random access memory (STT-MRAM) based on single- or double-barrier magnetic tunnel junctions (MTJs) exhibit higher read voltage sensing margins (36% and 48%, respectively), at the cost of longer write access time (1.45× and 2.1×, respectively). The above characteristics make the considered memory technologies to be attractive candidates not only for high-performance computing, but also enable the possibility to bridge the gap from room-temperature to the realm of cryogenic applications that operate down to liquid helium temperatures and below.

show abstract

Experimental study on the thermo-hydrodynamic characteristics of a nitrogen pulsating heat pipe

Brandt

Fang

et al. 2023

International Communications in Heat and Mass Transfer

View full text Add to dashboard Cite

A Next-Generation Cryogenic Processor Architecture

Cited by 11 publications

References 9 publications

CryoWire: wire-driven microarchitecture designs for cryogenic computing

CryoWire: wire-driven microarchitecture designs for cryogenic computing

Embedded Memories for Cryogenic Applications

Experimental study on the thermo-hydrodynamic characteristics of a nitrogen pulsating heat pipe

Contact Info

Product

Resources

About