A New Scan Chain Reordering Method for Low Power Consumption based on Care Bit Density

Cho, Kyunghwan; Kim, Jihye; Oh, Hyunggoy; Lee, Sang-Jun; Kang, Sungho

doi:10.1109/isocc47750.2019.9078527

Cited by 8 publications

(6 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…My contribution to this work is that we use the RS 232 signaling proto-col to develop a novel architecture for a high-speed, low-power UART. We then compare the speed and power of this new architecture to those of the conventional UART that is currently in use [10] in Figure 2.…”

Section: Figure 2 Pin Diagram Of Rs232 [30]mentioning

confidence: 99%

Design and Implementation of Verilog Based High Speed Low Power UART

Ms. Banti Kumari,

Ms. Kanika Jindal,

Mr. Amit Bindal

2024

Int Res J Adv Engg Hub

View full text Add to dashboard Cite

The most crucial component of serial communication is a microcircuit called a universal asynchronous receiver/transmitter (UART). Receive-transmitter asynchronous technology is known as UART, and it is widely used for device-to-device communication protocols. Using asynchronous serial communication at a speed that can be adjusted. A hardware communication technique called UART Asynchronous conditions occur when the output of the transmitting device and the receiving end are not in sync with a clock. In UART, receiving a signal is known as RxD, and transmitting a signal is known as TxD. In comparison to the existing conventional UART design, we were able to reduce delay by 29% and power usage by 33% using our approach. The effectiveness of the novel UART design is noticed with the reduction in delay and power consumption. Synthesis and simulation are done in Xilinx ISE and Modelsim and Verilog HDL is used to implement a unique UART design.

show abstract

Section: Figure 2 Pin Diagram Of Rs232 [30]mentioning

confidence: 99%

Design and Implementation of Verilog Based High Speed Low Power UART

Ms. Banti Kumari,

Ms. Kanika Jindal,

Mr. Amit Bindal

2024

Int Res J Adv Engg Hub

View full text Add to dashboard Cite

show abstract

“…Techniques presented in [36]- [38] use patterns based on default scan cell ordering. They analyze the care bits distribution in them.…”

Section: Ordering Chains Based On Pattern Contentsmentioning

confidence: 99%

Developments in scan shift power reduction: a survey

Sontakke,

Dickhoff

2023

Bulletin EEI

View full text Add to dashboard Cite

While power reduction during testing is necessary for today's low-power devices, it also lowers test costs. Scan-based methods are the most widely used approach for testing integrated circuits (IC). Test vectors are shifted into and out of scan chains bit by bit during shift operation. The time required for shift operation dominates the test time. With the geometries shrinking (7 nm→5 nm→3 nm→1.8 nm), ICs are required to be tested for newer defects, increasing test time. The most effective way to reduce test time for scan operation is to increase the frequency of the shift operation. Reduction in shift power enables scan operation to be performed with increased frequency, reducing test time, and test cost. This paper presents a survey of techniques proposed recently for shift power reduction. Various techniques, including special flip-flop usage, segmentation, reordering, and low-pass filter, are being reviewed. The techniques are organized based on main attributes to underscore their similarities and differences. Pros and cons in terms of complexities involved in their implementation are discussed. We believe this paper will provide a point of reference for further studies in scan shift power reduction and will be helpful to both industry and academia.

show abstract

“…The circuit's security is strengthened and shielded from scan dump. A novel scan chain reordering technique based on care bit density is suggested in [3]. This suggested technique aids in merging care bits at the beginning of scan chains.…”

Section: Literature Surveymentioning

confidence: 99%

Low Power Full Scan Architecture for UART Module

Abhinav¹,

Kiran²

2022

Int J Res Rev

View full text Add to dashboard Cite

Modern SoCs feature a complicated design made up of many macros that are in charge of various tasks carried out by an application. The effort required for the verification and testing of a specific product grows as a result of the requirement for more raw computing power and an increase in integration density. The testability of the communication modules is required because SoCs contain several communication modules that, if they fail, could render the SoC worthless. The full scan architecture for a full-duplex UART module is the one that is being suggested. The work displays the power savings for both manually and automatically inserted scan chains that were based on the system partition algorithms. While manually placed scan chains achieved peak power reduction of 74.9 percent in comparison to automatic scan chains, the automatically inserted scan chains have less area with higher activity. Keywords: Low power, full scan, UART, DFT, System partition algorithms

show abstract

A New Scan Chain Reordering Method for Low Power Consumption based on Care Bit Density

Cited by 8 publications

References 4 publications

Design and Implementation of Verilog Based High Speed Low Power UART

Design and Implementation of Verilog Based High Speed Low Power UART

Developments in scan shift power reduction: a survey

Low Power Full Scan Architecture for UART Module

Contact Info

Product

Resources

About