2016 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA) 2016
DOI: 10.1109/vlsi-tsa.2016.7480498
|View full text |Cite
|
Sign up to set email alerts
|

A new manufacturing method of CMOS logic compatible 1T-CRRAM

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2017
2017
2021
2021

Publication Types

Select...
3

Relationship

3
0

Authors

Journals

citations
Cited by 3 publications
(4 citation statements)
references
References 4 publications
0
4
0
Order By: Relevance
“…The samples characterized in this study consist of onetransistor one-resistor (1T1R) contact RRAM (CRRAM) cells prepared by 28 nm CMOS logic technology. [21][22][23] The cross-sectional transmission electron microscopy (TEM) of a CRRAM cell is shown in Fig. 1, where the resistive switching film is composed of TiN=TiON=SiO 2 , sandwiched between the top tungsten and bottom Si electrodes.…”
Section: Categorizing Cells By Initial Statesmentioning
confidence: 99%
“…The samples characterized in this study consist of onetransistor one-resistor (1T1R) contact RRAM (CRRAM) cells prepared by 28 nm CMOS logic technology. [21][22][23] The cross-sectional transmission electron microscopy (TEM) of a CRRAM cell is shown in Fig. 1, where the resistive switching film is composed of TiN=TiON=SiO 2 , sandwiched between the top tungsten and bottom Si electrodes.…”
Section: Categorizing Cells By Initial Statesmentioning
confidence: 99%
“…Statistical analysis on endurance of RRAM is collected from a 16 × 16 backfilled contact resistive random access memory (BCRRAM) array, which is fabricated by 0.18 μm CMOS logic process [32,33]. As shown on layout in Fig.…”
Section: Methodsmentioning
confidence: 99%
“…The relative element compositions along the depth of RRAM film are provided in energy-dispersive X-ray (EDX) spectroscopy analysis in Fig. 3, where TMO film of BCRAM cell is found to be composed of TiN/TiON/SiO 2 [32,33]. The electrical analysis is completed by a semiconductor parameter analyzer and a pulse generator.…”
Section: Methodsmentioning
confidence: 99%
“…Its added processing step to standard CMOS logic process platform is outlined in Figure 1(a). [36], [37] As illustrated, after transistor fabrication and resist protection oxide (RPO) layer deposition, inter layer dielectric (ILD) deposition and contact hole etching steps follow subsequently. Instead of keeping a remaining oxide layer in CRRAM process, complete removal of RPO film is expected on the specifically defined regions for BCRRAMs.…”
Section: Device Structurementioning
confidence: 99%