3D Integration in VLSI Circuits 2018
DOI: 10.1201/9781315200699-3
|View full text |Cite
|
Sign up to set email alerts
|

A New Class of High-Capacity, Resource-Rich Field-Programmable Gate Arrays Enabled by Three- Dimensional Integration Chip-Stacked Silicon Interconnect Technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
0
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 0 publications
0
0
0
Order By: Relevance
“…An interposer is an intermediate routing interface between two chiplets. It enables a higher interconnect density and, hence, 2.5D and 3D chip integration [30,31] are possible. Through-silicon via (TSV), as the name suggests, is a through-connection between the top layer and the bottom layer of the silicon interposer.…”
Section: Fabrication Of Otsvs On Silicon Interposer and Its Performancementioning
confidence: 99%
“…An interposer is an intermediate routing interface between two chiplets. It enables a higher interconnect density and, hence, 2.5D and 3D chip integration [30,31] are possible. Through-silicon via (TSV), as the name suggests, is a through-connection between the top layer and the bottom layer of the silicon interposer.…”
Section: Fabrication Of Otsvs On Silicon Interposer and Its Performancementioning
confidence: 99%