A Near-State PWM Method With Reduced Switching Losses and Reduced Common-Mode Voltage for Three-Phase Voltage Source Inverters

Ün, E.; Hava, Ahmet M.

doi:10.1109/tia.2009.2013580

Cited by 317 publications

(117 citation statements)

References 20 publications

Supporting

Mentioning

107

Contrasting

Unclassified

Order By: Relevance

“…This section will briefly describe the AZSPWM1 [2], [3], [4], the remote state PWM (RSPWM) [5], [6], and the near state PWM method [7]. While conventional three-phase PWM methods utilize the combination of active vector states and zero vector states to produce the desired output voltage, the RCMV-PWM techniques use only active vector states so their CMV can be significantly reduced.…”

Section: Common Mode Reduction Modulationmentioning

confidence: 99%

Common-mode voltage reduction modulation techniques for three-phase grid connected converters

Hou

Shih

Chengt

et al. 2010

The 2010 International Power Electronics Conference - ECCE ASIA -

Self Cite

View full text Add to dashboard Cite

This paper experimentally investigates the performance of three-phase voltage source PWM converter, with the grid interfaced photovoltaic energy conversion system being the main application. In such applications the ground leakage current (common mode current, CMC) should be much less than an ampere and this is difficult to obtain in transformerless (direct) connected systems. With the target being reduction of the common mode voltage (CMV) and CMC, the converter performance is investigated thoroughly. Conventional PWM methods [space vector PWM (SVPWM) and discontinuous PWM (DPWM)] and recently developed reduced common mode voltage PWM (RCMV-PWM) methods [active zero state PWM (AZSPWM) and near state PWM (NSPWM) ] are considered.The performance of a 1kW rated PV system has been experimentally investigated. It is shown that the CMV and CMC of the tested RCMV-PWM methods is significantly less than conventional methods. In particular, NSPWM yields the best overall performance including low ground leakage current, low inverter output (phase current) and input (DC link current) ripple, and low switching losses. Accounting for the parasitic capacitance effect, the resonant frequency of the common mode circuit is identified and it is used in the converter design for the purpose of avoiding resonances involving large CMV-CMC. The paper aims help the design engineer select the appropriate PWM method for grid connected applications and provides some design rules of thumb.

show abstract

Section: Common Mode Reduction Modulationmentioning

confidence: 99%

Common-mode voltage reduction modulation techniques for three-phase grid connected converters

Hou

Shih

Chengt

et al. 2010

The 2010 International Power Electronics Conference - ECCE ASIA -

Self Cite

View full text Add to dashboard Cite

show abstract

“…However, the number of commutations in a switching cycle is increased compared to that of the SVM and may not be feasible in high power applications due to the high switching losses. A Near State PWM (NSPWM) employs three nearest active voltage vectors to synthesize the − → V ref [16], [17]. Out of these PWM schemes, the AZSPWM and the NSPWM are adopted to modulate the parallel interleaved VSCs because of their superior harmonic performance, as discussed in Section IV.…”

Section: B Reduced CM Voltage Pwm Schemesmentioning

confidence: 99%

“…The use of NSPWM and AZSPWM is limited in a single VSC system as the line-to-line voltage pulses exhibits bipolar pattern and results in more ripple in the line current [17]. However, in the case of the parallel interleaved VSCs, the pulse pattern of the resultant line-to-line voltage can be significantly improved by using an interleaving angle of 180…”

Section: A Pulse Patternsmentioning

confidence: 99%

An Integrated Inductor for Parallel Interleaved VSCs and PWM Schemes for Flux Minimization

Gohil

Bede

Teodorescu

et al. 2015

IEEE Trans. Ind. Electron.

View full text Add to dashboard Cite

Abstract-The interleaving of the carrier signals of the parallel Voltage Source Converters (VSCs) can reduce the harmonic content in the resultant switched output voltages. As a result, the size of the line filter inductor can be reduced. However, in addition to the line filter, an inductive filter is often required to suppress the circulating current. The size of the system can be reduced by integrating these two inductors in a single magnetic component. A integrated inductor, which combines the functionality of both the line filter inductor and the circulating current filter inductor is presented. The PulseWidth Modulation (PWM) schemes to reduce the flux in some parts of the integrated inductor are also analyzed. The flux reduction achieved by using these schemes is demonstrated by comparing these schemes with the conventional space vector modulation and the 60• clamped discontinuous PWM scheme. The impact of these PWM schemes on the harmonic performance is also discussed. Simulation and experimental results are presented to validate the analysis.

show abstract

“…The modified pulse pattern methods for the conventional two-level VSIs apply the active zero state PWM [15]- [17] and near state PWM [16], [17] methods to reduce CMV without using any extra components. These methods reduce CMV with a slightly increased ripple in line current because of the opposite pulses in line voltage.…”

Section: Introductionmentioning

confidence: 99%

Reduction of Common Mode Voltage in Asymmetrical Dual Inverter Configuration Using Discontinuous Modulating Signal Based PWM Technique

Reddy¹,

Reddy²,

Reddy³

et al. 2015

Journal of Power Electronics

View full text Add to dashboard Cite

Conventional space vector pulse width modulation based asymmetrical dual inverter configuration produces high common mode voltage (CMV) variations. This CMV causes the flow of common mode current, which adversely affects the motor bearings and electromagnetic interference of nearby electronic systems. In this study, a simple and generalized carrier based pulse width modulation (PWM) technique is proposed for dual inverter configuration. This simple approach generates various continuous and discontinuous modulating signals based PWM algorithms. With the application of the discontinuous modulating signal based PWM algorithm to the asymmetrical dual inverter configuration, the CMV can be reduced with a slightly improved quality of output voltage. The performance of the continuous and discontinuous modulating signals based PWM algorithms is explored through both theoretical and experimental studies. Results show that the discontinuous modulating signal based PWM algorithm efficiently reduces the CMV and switching losses.

show abstract

A Near-State PWM Method With Reduced Switching Losses and Reduced Common-Mode Voltage for Three-Phase Voltage Source Inverters

Cited by 317 publications

References 20 publications

Common-mode voltage reduction modulation techniques for three-phase grid connected converters

Common-mode voltage reduction modulation techniques for three-phase grid connected converters

An Integrated Inductor for Parallel Interleaved VSCs and PWM Schemes for Flux Minimization

Reduction of Common Mode Voltage in Asymmetrical Dual Inverter Configuration Using Discontinuous Modulating Signal Based PWM Technique

Contact Info

Product

Resources

About