2021
DOI: 10.1016/j.microrel.2021.114212
|View full text |Cite
|
Sign up to set email alerts
|

A method to prevent hardware Trojans limiting access to layout resources

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 13 publications
0
1
0
Order By: Relevance
“…HTD schemes can be classified as pre-silicon and post-silicon detection [19] depending on the scheme applied prior to or after fabrication. Gate-level netlist detection [20], register transfer level (RTL) feature detection [22] and layout level detection [23] constitute HTD at pre-silicon stage. On the other hand, post-silicon detection consists of logical testing [24], [25] and side-channel analysis [26].…”
Section: Related Workmentioning
confidence: 99%
“…HTD schemes can be classified as pre-silicon and post-silicon detection [19] depending on the scheme applied prior to or after fabrication. Gate-level netlist detection [20], register transfer level (RTL) feature detection [22] and layout level detection [23] constitute HTD at pre-silicon stage. On the other hand, post-silicon detection consists of logical testing [24], [25] and side-channel analysis [26].…”
Section: Related Workmentioning
confidence: 99%