Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871)
DOI: 10.1109/fpga.2000.903391
|View full text |Cite
|
Sign up to set email alerts
|

A MATLAB compiler for distributed, heterogeneous, reconfigurable computing systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
50
0
6

Publication Types

Select...
4
3
2

Relationship

0
9

Authors

Journals

citations
Cited by 72 publications
(56 citation statements)
references
References 11 publications
0
50
0
6
Order By: Relevance
“…Software that makes use of this approach: Otter [40], RT-Express [28], ParAL [36], FALCON [18], CONLAB [20], MATCH [7], and Menhir [14] These projects compile MATLAB scripts into an executable, sometimes translating the scripts into a compiled language as an intermediate step. Some projects, e.g., [40] and [20], link the compiled code with parallel numerical libraries, while some software, e.g., [18], generates code that is already parallel.…”
Section: Matlab Compilersmentioning
confidence: 99%
“…Software that makes use of this approach: Otter [40], RT-Express [28], ParAL [36], FALCON [18], CONLAB [20], MATCH [7], and Menhir [14] These projects compile MATLAB scripts into an executable, sometimes translating the scripts into a compiled language as an intermediate step. Some projects, e.g., [40] and [20], link the compiled code with parallel numerical libraries, while some software, e.g., [18], generates code that is already parallel.…”
Section: Matlab Compilersmentioning
confidence: 99%
“…• Utilization, : the maximum PE array utilization is the maximum ratio of active PEs and the number of PEs, . It is obtained by (8) where denotes the cardinality or size of set . On the other hand, the average utilization is the ratio of the number of MODG nodes and the product (9) • Number of input-output ports, #IO: due to limited number of physical I/O pins of a given target architecture, it is important to minimize the number of I/O ports.…”
Section: ) Mapping Objective Functions: Performancementioning
confidence: 99%
“…During partitioning, embedded memory is utilized to save the interfacing pins among FPGAs. The MATCH project [8] maps Matlab nested loop algorithms for FPGA implementation. The loop body is pipelined to a number of stages and scheduled subject to memory constraints so that each loop iteration is started every initiation period.…”
Section: Introductionmentioning
confidence: 99%
“…The approach taken by CHAMPION is similar to that of several other research programs at Colorado State University and Northwestern University [7][8]. However, in our case, we perform synthesis and place/route on our library cells in advance.…”
Section: Introductionmentioning
confidence: 99%