A low-power direct IQ upconversion technique based on duty-cycled multi-phase sub-harmonic passive mixers for UWB transmitters

Ojani, Amin; Mesgarzadeh, Behzad; Alvandpour, Atila

doi:10.1109/isicir.2014.7029526

Cited by 3 publications

(5 citation statements)

References 16 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The third architecture puts one step forward and merges the edge-combining operation with the upconversion [8]. This means that instead of combining the phaseshifted outputs of the DLL to generate the carrier frequency, they are first multiplied with the analog BB signal from the DAC, and then their outputs are combined in order to generate the upconverted RF signal.…”

Section: Resultsmentioning

confidence: 99%

“…The transistor pairs M 5 , 6 and M 7 , 8 are added in parallel with M 3 , 4 and controlled by the two-bit band hopping command signal. The resulting scheme is a delay stage with variable-gain characteristic.…”

Section: Variable-gain Delay Elementmentioning

confidence: 99%

“…Another opportunity for future research is to further develop the proposed direct upconversion technique of [8] by including an output stage or a PA in order to realize a complete low-power transmitter solution for WiMedia UWB. In addition, the ability to hop between different sub-bands needs be included within the architecture.…”

Section: Future Workmentioning

confidence: 99%

“…Chapter 10 covers Paper 8 [8] and introduces a low-power direct conversion IQ modulator for UWB communications, based on multiphase duty-cycled clocks and subharmonic passive mixers. The novelty of the proposed architecture is in employing a quadrature mixer array in such a configuration that the upconversion of the baseband (BB) signal can be performed using a much lower local oscillator (LO) frequency, i.e., a sub-harmonic of the carrier.…”

Section: Introductionmentioning

confidence: 99%

“…In addition, it needs to dissipate quite large amount of power in high frequency LO buffer circuitries to generate sharp clock edges required for adequate performance of the passive mixers. This chapter is based on [8] and presents a low-power direct upconversion IQ modulator for UWB communications, based on multiphase duty-cycled sub-harmonic passive mixers. The novelty of the architecture is in employing a quadrature mixer array in such a configuration that the upconversion of the baseband signal can be performed using a much lower LO frequency, i.e., a sub-harmonic of the carrier.…”

Section: Introductionmentioning

confidence: 99%

See 4 more Smart Citations

Analysis and Design of DLL-Based Frequency Synthesizers for Ultra-Wideband Communication

Ojani¹

2015

Self Cite

View full text Add to dashboard Cite

Sweden Cover image:The cover image illustrates a sine-shaped "wordle" of the thesis.Printed by LiU-Tryck, Linköping University Linköping, Sweden, 2014 iii AbstractEver increasing demand for high speed transmission of large data between the electronic devices within a wireless personal area network has been motivating the development of the appropriate wireless standards. Ultra-wideband (UWB) communication employs the unlicensed frequency spectrum of 3.1 -10.6 GHz and utilizes a low average transmit power to offer the potential for high data rates in short range wireless links. WiMedia specification for UWB employs a frequency hopping scheme which requires a very fast hopping speed of 9.47 ns. Also, the strong interferers from the coexisting wireless technologies put stringent requirements on synthesizer's sideband spurs. Satisfying such challenging requirements using conventional frequency synthesis approaches is impractical and demands for exploration, analysis and design of new synthesizer architectures.Essential characteristics of a delay-locked loop (DLL), such as its first-order loop stability, relatively wide loop bandwidth, and low jitter accumulation, make DLL-based architectures attractive candidates for fast switching and low phase noise frequency synthesis applications. However, as an edge-combiner (EC) is required to produce different frequencies than that of the reference clock, any misalignment in equallyspaced DLL output edges will generate an erroneous periodicity, resulting in reference sideband spurs at the output spectrum of the frequency synthesizer.This thesis investigates the opportunities and challenges of employing DLL-based architectures to synthesize carrier frequencies for wireless applications, specifically UWB communication. The dissertation has contributed to two aspects of the topic; mathematical modeling and analysis, as well as circuit design and implementation.A comprehensive behavioral model of the harmonic spur levels in edge-combining DLL-based frequency synthesizers is developed which includes the effects of the stagedelay mismatch, the static phase error of the locked-loop, and the duty cycle distortion iv of the reference clock. Utilizing Fourier series representation of the DLL output phases, an analytical expression for synthesizer's spur levels is derived. Applying Taylor series approximations and moment methods to the analytical formula, closed-form expressions are obtained for the probability density function and mean value of the harmonic spur magnitudes. Finally, a Monte Carlo-free spur-aware design flow is introduced which significantly accelerates the iterative design procedure of the synthesizer. Accuracy and robustness of the prediction method against wide-range values of the non-idealities are investigated and verified through Monte Carlo simulations of the synthesizer's behavioral and transistor-level model in a 65-nm CMOS process.Three DLL-based architectures are developed and designed. In the first architecture, fast hopping frequency synthesis is achieve...

show abstract

Section: Resultsmentioning

confidence: 99%

Section: Variable-gain Delay Elementmentioning

confidence: 99%

Section: Future Workmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

See 3 more Smart Citations