A Low-Power Compressive Sampling Time-Based Analog-to-Digital Converter

Abstract

This paper presents a low-power, time-based, compressive sampling architecture for analog-to-digital conversion. A random pulse-position-modulation (PPM) analog-to-digital conversion (ADC) architecture is proposed. A prototype 9-bit random PPM ADC incorporating a pseudo-random sampling scheme is implemented as proof of concept. This approach leverages the energy efficiency of time-based processing. The use of sampling techniques that exploit signal compressibility leads to further improvements in efficiency. The random PPM (pulse-position-modulation) ADC employs compressive sampling techniques to efficiently sample at sub-Nyquist rates. The sub-sampled signal is recovered using a reconstruction algorithm, which is tailored for practical hardware implementation. We develop a theoretical analysis of the hardware architecture and the reconstruction algorithm. Measurements of a prototype random PPM ADC and simulation, demonstrate this theory. The prototype successfully demonstrates a 90% reduction in sampling rate compared to the Nyquist rate for input signals that are 3% sparse in frequency domain.

A deterministic sparse FFT for functions with structured Fourier sparsity

“…Existing sparse Fourier transform techniques have been applied to many signal processing problems including, e.g., GPS signal acquisition [16], analog-to-digital conversion [30,47], and wideband communication/spectrum sensing [20,46]. In all of these applications the signals under consideration are generally manmade and, therefore, structured in Fourier space.…”

A Novel MIM-Capacitor-Based 1-GS/s 14-bit Variation-Tolerant Fully-Differential Voltage-to-Time Converter (VTC) Circuit

“…Nowadays, the°ow of scaling CMOS technology invades all industrial and scienti¯c communities. This drift overcomes the main problems that face conventional Analog-to-Digital Converters (ADCs) [1][2][3][4] to satisfy the Software-De¯ned Radio (SDR) applications requirements. In fact, due to the capacity of demands, a single chip is intended to have several chains of transmitting and receiving blocks needed for di®erent wireless standards that require from the ADC: a high sampling frequency and a wide dynamic range.…”

“…3,10 Several VTC circuits have been introduced in the literature. [2][3][4]9,[11][12][13] The basic core in the literature circuits is the current inverter, in which the applied input voltage (V IN Þ controls the fall time and makes the pulse width of the output inversely proportional to it. All previously published circuits are facing various limitations and design trade-o®s between dynamic range, linearity and the ADC resolution.…”

Leakage compensation in analog random modulation pre-integration architectures for biosignal acquisition

“…Many circuit architectures for A2I have been proposed so far in the literature [6][7] [8]. In this paper we consider the random modulation pre-integration (RMPI) architecure depicted in Fig.…”