2012 IEEE International Solid-State Circuits Conference 2012
DOI: 10.1109/isscc.2012.6177011
|View full text |Cite
|
Sign up to set email alerts
|

A low-power 57-to-66GHz transceiver in 40nm LP CMOS with −17dB EVM at 7Gb/s

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
18
0

Year Published

2013
2013
2016
2016

Publication Types

Select...
3
3
2

Relationship

0
8

Authors

Journals

citations
Cited by 41 publications
(18 citation statements)
references
References 4 publications
0
18
0
Order By: Relevance
“…2. To observe the relationship directly, an approximate equation from (1)-(3) describes the radius of the circle with the small load impedance condition is (4) Based on this equation, the radius is increased when is increased. The comparison between exact and approximate equation are plotted in Fig.…”
Section: A Bandwidth Consideration Under Low Load Impedancementioning
confidence: 99%
See 1 more Smart Citation
“…2. To observe the relationship directly, an approximate equation from (1)-(3) describes the radius of the circle with the small load impedance condition is (4) Based on this equation, the radius is increased when is increased. The comparison between exact and approximate equation are plotted in Fig.…”
Section: A Bandwidth Consideration Under Low Load Impedancementioning
confidence: 99%
“…M ILLIMETER-WAVE (MMW) wireless applications attract wide attention in recent years [1]- [4]. With the progress of the CMOS processes, the gate length of a transistor is minimized, which makes the CMOS devices operating in MMW possible.…”
Section: Introductionmentioning
confidence: 99%
“…State-of-the-art results, dealing with high data rates and low power consumption simultaneously, achieve up to 10 Gbitls [1][2][3] and consume at least around 20 mW. The designs use both, simple and more complex modulation schemes, even though the best energy-to-bit efficiencies were achieved with binary amplitude-shift keying (BASK) [1,4].…”
Section: Introductionmentioning
confidence: 99%
“…For lower power consumption and smaller chip area, direct-conversion transceivers have been also reported [5]- [8]. However, it is still challenging to achieve more than 10 Gb/s data rate due to (1) I/Q mismatch (2) gain flatness (3) phase noise, which degrade the error vector magnitude (EVM) performance.…”
Section: Introductionmentioning
confidence: 99%
“…However, it is still challenging to achieve more than 10 Gb/s data rate due to (1) I/Q mismatch (2) gain flatness (3) phase noise, which degrade the error vector magnitude (EVM) performance. The directconversion transceivers in [6]- [8] employ a quadrature injection-locked oscillator for the phase noise improvement. The issues of I/Q mismatch and gain flatness are still remaining especially for achieving higher data rate with wider bandwidth.…”
Section: Introductionmentioning
confidence: 99%