A Low-Noise Sub-Bandgap Reference with a ±0.64% Untrimmed Precision in 16nm FinFET

Eberlein, Matthias; Pretl, Harald

doi:10.1109/a-sscc47793.2019.9056942

Cited by 4 publications

(1 citation statement)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…1(b), the benefits of 𝑃 𝑚𝑖𝑛 and 𝑉 𝑚𝑖𝑛 reductions are even more pronounced in directly-harvested systems with no intermediate DC-DC conversion, whose elimination directly reduces the system power floor for prolonged operation, area cost and design/integration effort. In such systems, lowvoltage references target voltages in the 100-mV range and below, enabling several applications described in prior art [11]- [16] and datasheet of commercial chips generating reference voltages down to 0 V [17].…”

Section: Introductionmentioning

confidence: 99%

Voltage Reference With Corner-Aware Replica Selection/Merging for 1.4-mV Accuracy in Harvested Systems Down to 3.9 pW, 0.2 V

et al. 2023

View full text Add to dashboard Cite

This paper introduces a voltage reference design able to operate over the wide supply voltage range from 1.8 V down to 0.2 V, and pW power. To mitigate the effect of global variations (e.g., die-to-die, wafer-to-wafer), the proposed NMOS-only architecture introduces process sensor-driven selection/merging of circuit replicas at boot (or run) time. Being the circuit replicas optimized for different process corners, their selection or merging fundamentally relaxes the traditionally conflicting design tradeoffs that affect the overall voltage accuracy in deep sub-threshold, while not requiring any testing-time trimming or non-volatile memory process option for low-cost applications. Measurements of a 180-nm test chip across 45 dice from different corner wafers demonstrate reliable operation down to 0.2 V with 3.9-pW power consumption at room temperature. The proposed process sensor-driven replica selection is shown to enable 1.6% 𝑉 𝑅𝐸𝐹 process sensitivity (i.e., /), 34.9-μV/°C (819-ppm/°C) mean temperature coefficient, and 60.7-μV/V (0.14-%/V) mean line sensitivity across process corners. The resulting 1.4-mV overall absolute accuracy of the reference voltage across dice and corner wafers (1-), voltage fluctuations (0.3 V) and temperature deviation (20 °C) is improved by 1.9× compared to the case without replica selection, and by 3-15.4× compared to prior references with sub-nW consumption.INDEX TERMS Voltage reference, ultra-low voltage, pW power, corner-aware, energy harvesting, process sensor.

show abstract

Section: Introductionmentioning

confidence: 99%