A low-cost SoC architecture for the next-generation home-networked set-top box

Ryan, Steve; Jones, A.; Deaves, Rob H.

doi:10.1109/icce.2009.5012370

Cited by 1 publication

(1 citation statement)

References 1 publication

Supporting

Mentioning

Contrasting

Order By: Relevance

“…When hardware design engineers build computing architectures many factors that affect the cost of a computing architecture are considered. In most published literature in the field, the term "cost" for the FPGA-based SoC usually refers to how many configurable logic blocks or how much area, power, or memory is required for a particular computing architecture [20]. For the purpose of this thesis the cost of a particular DVC architecture will refer to the monetary quantity required to produce the DVC.…”

Section: Concepts and Theory Analysismentioning

confidence: 99%

A Cost Efficiency Analysis and Mechanism for Dynamic Partially Reconfigurable Computing Systems

Díaz¹

2021

Preprint

View full text Add to dashboard Cite

Dynamic Partially Reconfigurable Computing Systems have proven to be useful in environments where a multiplicity of tasks is required. These systems used Dynamic Virtual Components (DVCs) for reconfiguration. However, the computing architecture (dedicated, software, hybrid) of the DVC must be selected during the design stage. In this thesis, a mechanism in which we evaluate and analyze the cost efficiency of a DVC based on a cost efficiency factor (CEF) is proposed. Data centric and stream centric experimental tests were performed and the CEF of a 3D stereo-panoramic augmented reality hybrid DVC was de termined. The results show that development costs and number of units to be produced influence the cost efficiency of a DVC. From the results it is concluded that the CEF can be a useful tool for selecting the computing architecture of a DVC, particularly when only a few units are to be deployed.

show abstract

Section: Concepts and Theory Analysismentioning

confidence: 99%

A Cost Efficiency Analysis and Mechanism for Dynamic Partially Reconfigurable Computing Systems

Díaz¹

2021

Preprint

View full text Add to dashboard Cite

show abstract

A low-cost SoC architecture for the next-generation home-networked set-top box

Cited by 1 publication

References 1 publication

A Cost Efficiency Analysis and Mechanism for Dynamic Partially Reconfigurable Computing Systems

A Cost Efficiency Analysis and Mechanism for Dynamic Partially Reconfigurable Computing Systems

Contact Info

Product

Resources

About