1996
DOI: 10.1109/2944.541878
|View full text |Cite
|
Sign up to set email alerts
|

A hybrid-SEED smart pixel array for a four-stage intelligent optical backplane demonstrator

Abstract: This paper describes the VLSI design, layout, and testing of a Hybrid-SEED smart pixel array for a four-stage intelligent optical backplane. The Hybrid-SEED techinology uses CMOS silicon circuitry with GaAs-AIGaAs multiple-quantumwell modulators and detectors. The chip has been designed based on the Hyperplane architecture and is composed of four smart pixels which act as a logical 4-bit parallel optical channel. It has the ability to recognize a 4-bit address header, inject electrical data onto the backplane,… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
10
0

Year Published

1998
1998
2017
2017

Publication Types

Select...
5
2
1

Relationship

0
8

Authors

Journals

citations
Cited by 22 publications
(10 citation statements)
references
References 14 publications
0
10
0
Order By: Relevance
“…The optical design and testing aspects are described in [24]. The VLSI layout and testing of the first generation smart pixel arrays are described in [27]. Extensible Optical Hardware Modules are described in [11,26].…”
Section: Discussionmentioning
confidence: 99%
“…The optical design and testing aspects are described in [24]. The VLSI layout and testing of the first generation smart pixel arrays are described in [27]. Extensible Optical Hardware Modules are described in [11,26].…”
Section: Discussionmentioning
confidence: 99%
“…Since the I/O ports operate at on-chip clock rates and are densely integrated (28 000 MQW's/cm ), this technology can achieve very high aggregate bandwidth (>1 Tb/s cm ) between the core VLSI circuits of chips connected with free-space optical links. OE/VLSI technology has spawned the creation of several advanced free-space digital optoelectronic systems [8]- [14]. Perhaps the most sophisticated is a 256 256 ATM switch chip with more than 4000 optical I/O's operating at 200 Mb/s [15].…”
Section: Sparcl Chip Designmentioning
confidence: 99%
“…Free-space optical interconnects represent a candidate technology to alleviate some of the interconnection bottlenecks currently experienced by high performance electronic systems at the board to board and backplane level [1, 2,3]. The two most widely investigated technologies for free-space optical data transmission are multiple quantum modulators (MQW) and arrays of vertical cavity surface emitting lasers (VCSELs).…”
Section: Introductionmentioning
confidence: 99%