Electrical stress-induced leakage current (SILC) is a major concern for the reliability of metal oxide semiconductor (MOS) devices with thin gate oxide films. It is responsible for the increased charge loss and data retention degradation in electrically erasable programmable read only memory devices. 1 In general, SILC can be classified into two main components. The first component is transient in nature and dominates the SILC in thicker oxides (>10 nm). It is due to the charging/discharging of near-interfacial neutral electron traps (NETs). [2][3][4] The second component conducts completely through an oxide and dominates the SILC in thin oxides (<5 nm ). This component is usually regarded as a dc current and attributed to trap-assisted tunneling (TAT) mediated by stress-generated NETs. 2,5-8 However, several researchers have claimed that trapped holes also contribute significantly to the second component of SILC. 9-13 Therefore, the origin of second component still remains controversial at this moment and is the subject of investigation in this paper.The study on the annealing of SILC not only sheds more insight into the origin of SILC, but may have potential practical applications in suppressing SILC in nonvolatile memory devices. The annealing of SILC under different conditions has been reported. 10-20 One of them, denoted in this paper as bias annealing, subjects a previously stressed oxide to a low gate bias at room temperature. To date, bias annealing of Fowler-Nordheim (FN) SILC is only reported for the case where the applied gate bias has opposite polarity to the stress field and the oxide thickness is larger than 7 nm. 13-15 Moreover, there is still no general agreement on the mechanism of bias annealing. Endoh et al. attributed the positive bias annealing of SILC following negative bias stress to the deactivation of trapped-hole induced tunneling sites by the injected electrons from the substrate. 13 However, Meinertzhagen et al. proposed that bias annealing reduced the amount of NETs due to reverse-field induced structural relaxation of traps, and argued that the bias annealing of SILC was neither due to electron trapping nor trapped-hole annihilation. 14,15 SILC can also be annealed by thermal annealing at elevated temperature. 1,16-20 Riess et al. have observed that thermal annealing of SILC was enhanced in the presence of oxide field and hence inferred that the mechanism of thermal annealing was due to the out-diffusion of electrically charged species. 20 However, their observations were of net combined effects of bias and thermal annealing on SILC.The purpose of this paper is to study the bias and thermal annealings of SILC in thin gate oxides (4.5 nm), and clarify their mechanisms. We report that SILC can be annealed with the applied gate bias having the same polarity as the stress field. This result disagrees with the previous study which reported that a low field of same polarity to the stress field had no influence on the SILC. 14 In addition, we show that bias annealing of SILC was significant...